
Clocked storage elements

Vladimir Stojanovic

Material in this presentation is adapted from
“Digital System Clocking: High-Performance and Low Power Aspects”,
V.G.Oklobdzija, V.M.Stojanovic, D.M.Markovic, N.M.Nedovic, © 2003 J.Wiley & IEEE

EE371 Lecture 7

Outline

- Latch and Flip-Flop
- Timing and Power Metrics
- High-Performance Issues
- Low-Energy Issues
- State-of-the-art circuits
- Microprocessor Examples

EE371 Lecture 7

2

Recent Interest in Flip-Flops


- Trends in high-performance systems
 - » Higher clock frequency
 - » More transistors on chip
- Consequences
 - » Increased flip-flop overhead relative to cycle time
 - Cycle time 10 - 20 FO4 delays, flop overhead 2 - 4 FO4
 - » Difficult to control both edges of the clock
 - » Higher impact of clock skew
 - » Higher crosstalk and substrate coupling
 - » Higher power consumption
 - expensive packages and cooling systems
 - limit in performance
 - » Clock burns up to 40%, flops up to 20% of total power

EE371 Lecture 7

3

Why are clocked storage elements important?


- Cycle time \sim 12-20 FO4 delays
- Flip-flop overhead 2-3FO4 (20% of cycle time!!!)



EE371 Lecture 7


4

Latch and Flip-Flop



Latch - "soft" edge clocking

Latch is "transparent"
(clock-level sensitive)




Flip-Flop - "hard" edge clocking

After the transition of the
clock, data change does
not affect the output
(clock-edge sensitive)



EE371 Lecture 7

5

Flip-Flop and Master-Slave Latch



*Operational behavior
appears the same...*




*How can one recognize the
difference without knowing
what is inside the "black-
box" ?*

EE371 Lecture 7

6

Flip-Flop and M-S Latch: Structural Difference




EE371 Lecture 7

7

T-G Master-Slave Latch

- PowerPC 603 (Gerosa, JSSC 12/94)




EE371 Lecture 7

8

Flip-Flop Example 1: SAFF


(Sense-Amplifier-Based Flip-Flop)




SAFF DEC Alpha 21264 (Madden & Bowhill, 1990, Matsui 1994)

Flip-Flop Example 2: HLFF

(Hybrid Latch Flip-Flop)




Logic Diagram of HLFF



Performance Metrics: Timing and Power


Timing Parameters in Latches

Setup and Hold Times are defined relative to closing the clock signal




Timing Parameters in Flip-Flops

Setup and Hold Times are defined relative to rising edge of the clock




Data-to-Output Delay


- Sum of setup time and $Clk-Q$ delay is the only true measure of performance w.r.t. system speed
- $T = T_{Clk-Q} + T_{Logic} + T_{setup} + T_{skew}$



Clk-Q Delay is a function of D-Clk



Setup Time vs. Data-to-Output (D-Q) Delay




EE371 Lecture 7

17

Power Consumption

- Power related to a CSE can be divided into:

- » Input power
 - Data power (P_D)
 - Clock power (P_{CLK})
- » Internal power (P_{INT})
 - Depends on data activity and glitching activity
- » Load power (P_{LOAD})
 - Can be merged into P_{INT}




$$P_{tot} = P_{internal\&load} + \sum_{inputs(D,CLK)} P_{driver}$$

EE371 Lecture 7


18

The Idea of Clock Uncertainty Absorption




Change in D-Q delay is much smaller than the clock uncertainty (CSE absorbs a part of the uncertainty)

Clock Uncertainty Absorption



Example: HLFF



[Partovi *et al*, ISSCC'96]


State-of-the-Art CSEs in CMOS Technology

Requirements in the Flip-Flop Design

- Small Clk-Output delay, Narrow sampling window
- Low power
- Small clock load
- High driving capability (increased levels of parallelism)
 - » Typical flip-flop load in a 0.18 μ m CMOS ranges from 50fF to over 200fF, with typical values of 100-150fF in critical paths
- Integration of logic into the flop
- Multiplexed or clock scan
- Crosstalk insensitivity
 - dynamic/high impedance nodes are affected


Low-Energy Designs: Master-Slave Latch Examples

C²MOS Latch



[Suzuki et al, JSSC 1973]

Master-Slave Latch (MSL)



[G.Gerosa et al, JSSC 1994]

Feedback for pseudo-static operation
State node S_S protection in PPC (decoupled Q)


Master-Slave Latches

- Positive setup times
- Two clock phases:
 - » distributed globally
 - » generated locally
- Small penalty in delay for incorporating MUX
- Some circuit tricks needed to reduce the overall delay


High-Performance Designs: Flip-Flop Examples 1/2

HLFF (Hybrid Latch-Flip-Flop)

SDFF (Semi-Dynamic Flip-Flop)



[Partovi et al, JSSC 1996]




[F.Klass et al, JSSC 1998]

Pulse-generating first stage (precharge-evaluate)
 Keepers for pseudo-static operation
 Output load decoupled from internal nodes

High-Performance Designs: Flip-Flop Examples 2/2

SAFF (Sense-Amplifier-Based Flip-Flop)



[Matsui et al, 1994]

Fully-differential circuit


First stage sense-amp can take reduced-swing inputs

2nd stage is capturing latch

delay to Q and !Q not equal

SAFF with Improved S-R Latch

- The first stage is unchanged sense amplifier
- Second stage is sized to provide maximum switching speed
- Driver transistors are large
- Keeper transistors are small and disengaged during transitions




[Nikolic & Stojanovic ISSCC '99]

Flip-Flops

- First stage is a pulse generator
 - » generates a pulse (glitch) on a rising edge of the clock
- Second stage is a latch
 - » captures the pulse generated in the first stage
- Pulse generation potentially results in a negative setup time and soft-edge property
- Must check for hold time violations


Note: power is always consumed in the clocked pulse generator

Delay Comparison: M-S Latches and Flip-Flops



0.18um, high load (14 min inverters)

Energy Comparison: M-S Latches and Flip-Flops



EE371 Lecture 7

33


Summary

- CSE topology depends on target application
 - » Master-Slave Latches for low-energy
 - » Flip-Flops & Pulsed latches for high-performance
- Delay is critical in high-speed systems, although minimizing Clk energy is of increasing importance
- Methods for reducing Clk energy
 - » Clock gating (more effective in high-performance than in low-energy designs)
 - » Reduced-swing clocking
 - » Dual-edge clocking

EE371 Lecture 7


34

Sun UltraSPARC-III Dynamic Flip-Flops




Sun UltraSPARC-III

Flip-Flops with Logic Embedding




Latches used in 21064 Alpha

[Gronowski et al, 1998]



21064 modified TSPC Latches


Logic Embedding in 21064/21164 Alpha



1 level of logic
(21064 Alpha)

2 levels of logic
(21164 Alpha)


Flip-Flop used in 21264 Alpha



EE371 Lecture 7

41

IBM Processors: Level-Sensitive Scan Design (LSSD)




Hazard-free level-sensitive polarity-hold latch

[Eichelberger 1983]

EE371 Lecture 7

42


The PowerPC 603 Master-Slave Latch



[Gerosa et al, 1994]

IBM Power4™ processor


Scannable Split Latch with LSSD Capability [Warnock et al, 2002]



Low-Energy Issues: Clock & Clocked elements burn more than 60% of the processor power


Low-Swing Clocking: Clock Driver Re-design

[H. Kojima, JSSC, April 1995]



50% power reduction with half-swing clock
(minus some penalty in clock drivers)


Low-Swing Clocking: CSE Re-design



PMOS does not fully turn off

[H. Kawaguchi and T. Sakurai, JSSC, May 1998]


Low-Swing Clocking: N-only CSEs



N-only clocked transistors, M-S Latch Example
(N_1 and N_2 improve pull-up on S_M)

[D.Markovic, J.Tschanz, V.De, 2001, patent pending]


Clock Gating: Global Clock Gating



Used to save clocking energy when data activity is low

Clock Gating: Local Clock Gating

[M. Nogawa and Y. Ohtomo, JSSC, May 1998]




Used to save clocking energy when data activity is low


Dual-Edge Triggering: Latch-Mux

[R.P. Llopis and M. Sachdev, *ISPLED* Aug. 1996]

Concept




Circuit Example




Used to save clocking energy regardless of data activity!

Dual-Edge Triggering: Pulsed-Latch

Concept



Circuit Example




Single-Edge

Dual-Edge


Dual-Edge Triggered Flip-Flop

Concept



Pulse-generating latches
trigger capturing latch

Circuit Example



[N.Nedovic, V.G.Oklobdzija, ESSCIRC 2002]

Design goals

- Apply
 - » Small clock load
 - » Short direct path
 - » Reduced node swing
 - » Low-power feedback
 - » Pulsed design
 - » Optimization of both Master and Slave latch
- Avoid
 - » Positive setup time
 - » Sensitivity to clock slope and skew
 - » Dynamic (floating) nodes
 - » Dynamic Master latch

Conduct Energy - Delay optimizations

Take into account all sources of power dissipation

ALWAYS use Clk-Q + setup time for max delay

For more details on storage elements check prof. Oklobdzija's ISSCC'02 workshop:

<http://www.ece.ucdavis.edu/acsel> under Presentations

What to Expect in the Future?

- Incorporating logic into the CSE
- Absorbing clock skew
- Pipeline boundaries will start to blur – pulsed latches
- Latch-less domino style clocking, signals used to clock
- Synchronous design only in a limited domain
- Asynchronous communication between synchronous domains