6.3 Arbitrated Address Event Representation Digital Image Sensor

Eugenio Culurciello1, Ralph Etienne-Cummings1, Kwabena Boahen2

1Dept. of ECE, Johns Hopkins University, Baltimore, MD 21218
2Bioengineering Department, University of Pennsylvania, Philadelphia, PA 19104

An 80x60 (1/8 VGA) fully-arbitrated address event representation (AER) imager in a 0.9um CMOS process converts light intensity into a one-bit code (a spike). The value of the intensity is inversely proportional to the inter-spike interval. The read-out of each spike is initiated by the pixel, each pixel requests access to the output bus, and its address (x, y locations) appears at the output after arbitration [1]. Therefore, the available output bandwidth is allocated according to a pixel demand. This read-out method favors brighter pixels, minimizing power consumption by remaining dormant until data is available and supports column parallel read-out. In contrast, a serially-scanned array allocates equal portion of the bandwidth to all pixels independent of activity and continuously dissipates power because the scanner is always active. Representing intensity in the temporal domain allows each pixel to have a large dynamic range [2, 3]. The measured dynamic range for an individual pixel is 200dB (0.008Hz - 40MHz). Similarly, under uniform illumination, the array has a dynamic range of 120dB (40Hz - 40MHz). Figure 6.3.1 summarizes the characteristics of the array. The power consumption is 3.4mW in uniform indoor light (0.1mW/cm²) and produces a mean event rate of 200kHz (41.7 effective fps). Capable of 6.3k effective fps, this imager is one of the largest dynamic range [3], lowest power [4] and fastest [5] in the literature.

Operation of the imager is divided into three parts. First the light is integrated and converted into a 1b pixel request signal, next the row and column arbitration trees select which pixel to output and finally the pixel address is encoded and the pixel is acknowledged and reset.

Because of the output-on-demand nature of the imager, the integration, read-out and reset cycle is executed asynchronously. The read-out sequence queues and outputs spikes occur according to a Poisson process, because the pixels act independently. Consequently, the probability of an address from a certain region is proportional to the light intensity in that neighborhood. This is the first reported example of a probabilistic active pixel sensor (APS), where the output activity reflects the statistics of the scene. Figure 6.3.2 shows an example of the distribution of events for a typical lab scene.

The pixel is modeled after an APS, but also includes additional asynchronous address-event circuitry. Figure 6.3.3 shows the schematic of the pixel. Photons collected by a n-type photodiode are integrated on a 0.1pF capacitor, to give a slew-rate of 0.1V/ns in typical indoor light (0.1mW/cm²). Because the slew-rate can be in low light, the comparator for generating the pixel request signal must have a fast switch time with low power consumption. Using an inverter with positive feedback (Figure 6.3.4), results in a 3ns switch time using only 0.084pJ (simulated). A typical inverter of similar size and speed uses about 0.18pJ. The majority of the pixel power consumption occurs during reset. To reduce reset power, the integration capacitor is disconnected from the comparator when a request is generated. The capacitor is then reset from (Vdd – Vtp) to Vdd instead of Gnd to Vdd. During reset (3.38pJ (simulated) is used. The array, including the comparator, dissipates 100uW at Vdd analog = 2.75V running at 200kHz in uniform room light (~0.1mW/cm²). When imaging a typical indoor scene, the analog power consumption drops to below 10uW.

The circuits for generating the pixel request and receiving an acknowledge/reset are also shown in Figure 6.3.3. When the comparator is triggered, a row request, -p, is generated. The row arbiter picks one active row. The selected row is copied into a buffer sitting above the array. The signal li indicates which pixel in the row has issued a request. This buffer provides a pixel access speed-up and improved parallelism by realizing a pipelined read-out scheme. Once copied, the entire row is acknowledged/reset (signal s), the row address is generated by a ROM, and photon integration starts anew. Column arbitration is performed on the buffered row. The arbitration tree selects the active elements in the buffer, compresses and outputs their addresses before clearing the buffer. A new active row is obtained when the buffer is clear. Performing column arbitration on the buffered row also improves read-out speed by eliminating the large capacitance associated with the column lines that is encountered when arbitration is done within the array. Figure 6.3.4 shows the architecture of the row and column arbitration circuits.

The entire imager, analog and digital parts, consumes 3.4mW at Vdd digital = 2.9V in 0.1mW/cm² light (0.2MHz). The relationship between event (output) frequency and power consumption is given by P[mW] = 1.7FMHz+4.3 (empirical curve fit), where F is the event frequency. The static dissipation is produced by the pseudo-CMOS logic used in this design. At full speed (40MHz), and maximum array dynamic range (8 decades), the power consumption is 71mW. Normal operation produces events at a maximum of 4MHz, for a dynamic range of 5 decades, while consuming 10mW. A full VGA with 3 decades of dynamic range operates at 2.46MHz and consumes only 7.3mW. Figure 6.3.5 shows how the output rate per pixel, dynamic range, power and array size scale.

Imaging with this chip requires a specialized digital frame grabber, composed of a high-resolution timer (~24b) and a large frame buffer (~16MB for VGA). The timer indexes each event and compares it with the last time an event at that pixel was recorded. The difference is inversely proportional to the light intensity. The buffer must hold the latest pixel time index and the intensity value. Figure 6.3.6 shows example images recorded with the array. Note that features in the shadows can be seen using a log plot.

Acknowledgements:
This work was supported by an NSF CAREER award to Etienne-Cummings and a Whitaker Foundation award to Boahen. Special thanks to A. Andreou, P. Pouliquen, C. Wilson and A. van Schaik for insights.

References:
Figure 6.3.1: Summary of chip characteristics.

Figure 6.3.2: Poisson distribution of events. Inter-spike interval (left) and variation (right).

Figure 6.3.3: Pixel schematic.

Figure 6.3.4: Row and column arbitration architecture.

Figure 6.3.5: Scaling properties of the array. Power is computed for a fixed dynamic range.

Figure 6.3.6: Example images. Linear intensity (left) and logarithmic (right) scales.