Geometric Programming for Circuit Optimization

[Extended Abstract]

Stephen P. Boyd
Department of Electrical Engineering
Stanford University
boyd@stanford.edu

Seung Jean Kim
Department of Electrical Engineering
Stanford University
sjkim@stanford.edu

ABSTRACT

This tutorial concerns a method for solving a variety of circuit sizing and optimization problems, which is based on formulating the problem as a geometric program (GP), or a generalized geometric program (GGP). These nonlinear, constrained optimization problems can be transformed to convex optimization problems, and then solved (globally) very efficiently.

Categories and Subject Descriptors

B.7.2 [Design Aids]: Algorithms

General Terms

Algorithms, Design

Keywords

Circuit sizing, geometric programming, generalized geometric programming, convex optimization

1. CIRCUIT SIZING AND OPTIMIZATION

We assume that a circuit topology has been selected, and what remains is to choose appropriate sizes for the gates, transistors, wires, and other components. It is also possible to include other design variables such as threshold voltage, supply voltage, and oxide thickness. In many practical cases, some of these design variables are restricted to lie in discrete sets of values; in other cases, they can be well modeled as continuous variables.

The choice of these design variables determines various top level circuit objectives, such as the total area of the circuit, the total power it consumes, speed at which it can operate (for a digital circuit), its bandwidth (for an analog circuit), and other objectives such as noise tolerance, robustness to process and environment parameter variations, and so on. These objectives can be very complex functions

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

ISPD'05, April 3–6, 2005, San Francisco, California, USA. Copyright 2005 ACM 1-59593-021-3/05/0004 ...\$5.00.

of the design variables. In addition, there are many constraints that must be satisfied. There are many approaches to circuit sizing, including heuristics, and methods based on circuit simulation coupled to a generic numerical optimization method.

In this tutorial we focus on a particular approach, in which the sizing problem is modeled (at least approximately) as a geometric program (GP), a special type of mathematical optimization problem. We refer the reader to the paper A Tutorial on Geometric Programming [5] for an introduction to geometric programming, some of the basic tricks used to formulate problems in GP form, a number of examples, and an extensive list of references.

Over the last ten years, efficient interior-point methods for GP have been developed. Current implementations approach the efficiency of linear program (LP) solvers. Sparse GPs with tens of thousands of variables, and hundreds of thousands of constraints, can be reliably solved in minutes, on a personal computer. For more on algorithms for solving GPs, as well as the broader context of convex optimization, we refer the reader to [6].

2. GP-BASED SIZING

GP-based circuit sizing is not new; it has been used for digital circuits since the 1980s. In 1985 Fishburn and Dunlop [16] proposed a method for transistor and wire sizing, based on Elmore delay, that was later found to be a GP. Since then many digital circuit design problems have been formulated as GPs or closely related optimization problems. Work on gate and device sizing can be found in, e.g., [10, 22, 31, 31, 36, 37]. These are all based on gate delay models that are compatible with geometric programming; see [22, 38, 33, 1] for more on such models. The logical effort method, described in the influential book [38] by Sproull, Sutherland, and Harris, does not explicitly rely on GP, but is very closely connected. See [4, 35] for more on GP-based digital circuit sizing.

Work on interconnect sizing related to GP includes [12, 13, 14, 17, 23, 25, 26, 34]; simultaneous gate and wire sizing is considered in [21]. In some of these papers, the authors develop custom methods for solving the resulting GPs, instead of using general purpose interior-point methods (see, e.g., [10, 41]). For some simple problems, analytic solutions are available (see, e.g., [8, 17]). Other problems in digital circuit design where GP plays a role include buffering and wire sizing [8, 9], sizing and placement [7], yield maximization [24, 30], parasitic reduction [32], and routing [2].

Geometric programming has also been used for the design

of analog circuits [15, 19, 27, 39], mixed-signal circuits [11, 18] and RF (radio frequency) circuits [20, 29, 28, 40]. We refer the reader to the tutorial material [3] for GP-based sizing of analog and RF circuits.

3. GP MODELING

The tutorial focuses on the *modeling* of a variety of problems in GP form. There are several advantages to modeling a problem, at least approximately, as a GP. The first is computational: new methods can (globally) solve even large GP problems efficiently. Even if these new methods are not exploited to solve the problem, the knowledge that a problem is (approximately) a GP is useful. For example, it tells us that a particular logarithmic transformation of the variables and constraints yields a convex optimization problem, and this can be exploited to develop a more efficient solution method. In addition, we have the very useful conclusion that any local solution of the problem is in fact global. If an ad hoc solution method can be shown to find a local solution, we can conclude that it finds a global solution. (For more discussion of these issues, see [5, 6].)

Another advantage of expressing a sizing problem in GP form is conceptual: we claim that GP serves as a unifying standard form for circuit sizing problems, the same way that linear programming (LP) serves as a unifying standard form for a wide variety of simple resource allocation problems.

Like all methods, the GP modeling approach has advantages and disadvantages. One advantage is that complex interactions between the optimization variables are easily accounted for, and additional constraints are easily added. The method handles complex problems, such as joint optimization of devices sizes, threshold, and supply voltage; robust design over corners or taking statistical variations into account; and the design of circuits that operate in multiple modes (such as a low power and a high performance mode). When compared with other methods based on numerical optimization, methods based on GP (and interior-point solution methods) have the advantage of not needing an initial design, or any algorithm parameter tuning, and always finding the global solution.

We can also list some shortcomings of the approach. The method does not give much insight into *why* some set of specifications cannot be achieved, nor does it suggest how the designer might change the circuit topology to do better. While solving GPs is fast, it is not as fast as methods that choose sizes using simple rules, with a few passes over the circuit.

4. ACKNOWLEDGEMENTS

Some of the work reported in the tutorial was carried out with support from C2S2, the MARCO Focus Center for Circuit and System Solutions, under MARCO contract 2003-CT-888.

5. REFERENCES

- A. Abou-Seido, B. Nowak, and C. Chu. Fitted Elmore delay: a simple and accurate interconnect delay model. *IEEE Transactions on VLSI Systems*, 12(7):691–696, 2004.
- [2] M. Borah, R. Owens, and M. Irwin. A fast algorithm for minimizing the Elmore delay to identified critical sinks. *IEEE Transactions on Computer-Aided Design*

- of Integrated Circuits and Systems, 16(7):753–759, 1997.
- [3] S. Boyd, S.-J. Kim, and S. Mohan. Geometric programming and its applications to EDA problems. Design and Test in Europe (DATE) 2005 tutorial. Available from
 - www.stanford.edu/~boyd/date05.html.
- [4] S. Boyd, S.-J. Kim, D. Patil, and M. Horowitz. Digital circuit optimization via geometric programming. Available from
 - www.stanford.edu/~boyd/~gp_digital_ckt.html, Jan. 2005. Technical Report, Stanford University.
- [5] S. Boyd, S.-J. Kim, L. Vandenberghe, and A. Hassibi. A tutorial on geometric programming, 2004. Manuscript. Available from www.stanford.edu/boyd/~gp_tutorial.html.
- [6] S. Boyd and L. Vandenberghe. Convex Optimization. Cambridge University Press, 2004.
- [7] W. Chen, C.-T. Hseih, and M. Pedram. Simultaneous gate sizing and placement. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 19(2):206–214, Feb. 2000.
- [8] C. Chu and D. Wong. Closed form solutions to simultaneous buffer insertion/sizing and wire sizing. ACM Transactions on Design Automation of Electronic Systems, 6(3):343–371, 2001.
- [9] C. Chu and D. Wong. An efficient and optimal algorithm for simultaneous buffer and wire sizing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(9):1297–1304, 1999.
- [10] C. Chu and D. Wong. VLSI circuit performance optimization by geometric programming. Annals of Operations Research, 105:37–60, 2001.
- [11] D. Colleran, C. Portmann, A. Hassibi, C. Crusius, S. Mohan, S. Boyd, T. Lee, and M. Hershenson. Optimization of phase-locked loop circuits via geometric programming. In *Proceedings of the Custom Integrated Circuits Conference (CICC)*, pages 326–328, Sept. 2003.
- [12] J. Cong and C.-K. Koh. Simultaneous driver and wire sizing for performance and power optimization. *IEEE Transactions on Very Large Scale Integration Systems*, 2(4):408–423, 1994.
- [13] J. Cong and K.-S. Leung. Optimal wiresizing under Elmore delay model. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 14(3):321–336, 1995.
- [14] J. Cong and Z. Pan. Wire width planning for interconnect performance optimization. *IEEE* Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(3):319–329, 2002.
- [15] J. Dawson, S. Boyd, M. Hershenson, and T. Lee. Optimal allocation of local feedback in multistage amplifiers via geometric programming. *IEEE Transactions on Circuits and Systems I*, 48(1):1–11, January 2001.
- [16] J. Fishburn and A. Dunlop. TILOS: A posynomial programming approach to transistor sizing. In *IEEE International Conference on Computer-Aided Design: ICCAD-85. Digest of Technical Papers*, pages 326–328. IEEE Computer Society Press, 1985.

- [17] Y. Gao and D. Wong. Optimal shape function for a bidirectional wire under Elmore delay model. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 18(7):994–999, 1999.
- [18] M. Hershenson. Design of pipeline analog-to-digital converters via geometric programming. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pages 317–324, San Jose, CA, November 2002.
- [19] M. Hershenson, S. Boyd, and T. Lee. GPCAD: A tool for CMOS op-amp synthesis. In *Proceedings of the IEEE/ACM International Conference on Computer Aided Design*, pages 296–303, Nov. 1998.
- [20] M. Hershenson, A. Hajimiri, S. Mohan, S. Boyd, and T. Lee. Design and optimization of LC oscillators. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 65–69, 1999
- [21] I. Jiang, Y. Chang, and J. Jou. Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 19(9):999–1010, 2000.
- [22] K. Kasamsetty, M. Ketkar, and S. Sapatnekar. A new class of convex functions for delay modeling and its application to the transistor sizing problem. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 19(7):779–788, July 2000.
- [23] R. Kay and L. Pileggi. EWA: Efficient wiring-sizing algorithm for signal nets and clock nets. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 17(1):40–49, Jan. 1998.
- [24] S.-J. Kim, S. Boyd, S. Yun, D. Patil, and M. Horowitz. A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing, 2005. Manuscript. Available from www.stanford.edu/~boyd/heur_san_opt.html.
- [25] Y.-M. Lee, C. Chen, and D. Wong. Optimal wire-sizing function under the Elmore delay model with bounded wire sizes. *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, 49(11):1671–1677, 2002.
- [26] T. Lin and L. Pileggi. RC(L) interconnect sizing with second order considerations via posynomial programming. In *Proceedings of the ACM/SIGDA International Symposium on Physical Design*, pages 16–21, Sonoma, CA, June 2001.
- [27] P. Mandal and V. Visvanathan. CMOS op-amp sizing using a geometric programming formulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(1):22–38, Jan. 2001.
- [28] S. Mohan, M. Hershenson, S. Boyd, and T. Lee. Simple accurate expressions for planar spiral inductances. *IEEE Journal of Solid-State Circuit*, 34(10):1419–1424, Oct. 1999.

- [29] S. Mohan, M. Hershenson, S. Boyd, and T. Lee. Bandwidth extension in CMOS with optimized on-chip inductors. *IEEE Journal of Solid-State Circuits*, 35(3):346–355, March 2000.
- [30] D. Patil, Y. Yun, S.-J. Kim, S. Boyd, and M. Horowitz. A new method for robust design of digital circuitss, 2004. To be presented at International Symposium on Quality Electronic Design (ISQED) 2005.
- [31] M. Pattanaik, S. Banerjee, and B. Bahinipati. GP based transistor sizing for optimal design of nanoscale CMOS inverter. In *IEEE Conference on Nanotechnology*, pages 524–527, Aug. 2003.
- [32] Z. Qin and C.-K. Cheng. Realizable parasitic reduction using generalized Y- Δ transformation. In Proceedings of the 40th IEEE/ACM Design Automation Conference, pages 220–225, June 2003.
- [33] J. Rubenstein, P. Penfield, and M. Horowitz. Signal delay in RC tree networks. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2(3):202–211, July 1983.
- [34] S. Sapatnekar. Wire sizing as a convex optimization problem: Exploring the area-delay tradeoff. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 15:1001–1011, Aug. 1996.
- [35] S. Sapatnekar. Timing. Kluwer Academic Publishers, 2004.
- [36] S. Sapatnekar and W. Chuang. Power-delay optimization in gate sizing. ACM Transactions on Design Automation of Electronic Systems, 5(1):98–114, 2000.
- [37] S. Sapatnekar, V. Rao, P. Vaidya, and S. Kang. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 12(11):1621–1634, Nov. 1993.
- [38] I. Sutherland, B. Sproull, and D. Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publishers, San Francisco, CA, 1999.
- [39] J. Vanderhaegen and R. Brodersen. Automated design of operational transconductance amplifiers using reversed geometric programming. In *Proceedings of the 41st IEEE/ACM Design Automation Conference*, pages 133–138, San Diego, CA, June 2004.
- [40] Y. Xu, L. Pileggi, and S. Boyd. ORACLE: Optimization with recourse of analog circuits including layout extraction. In *Proceedings of the 41st IEEE/ACM Design Automation Conference*, pages 151–154, San Diego, CA, June 2004.
- [41] F. Young, C. Chu, W. Luk, and Y. Wong. Handling soft modules in general nonslicing floorplan using Lagrangian relaxation. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 20(5):687–629, May 2001.