CS107, Lecture 10 Introduction to Assembly

Reading: B&O 3.1-3.4

This document is copyright (C) Stanford Computer Science, Lisa Yan, and Nick Troccoli, licensed under Creative Commons Attribution 2.5 License. All rights reserved. Based on slides created by Marty Stepp, Cynthia Lee, Chris Gregg, and others.

Attendance

https://forms.gle/jvUDKCbY9FHbFd5n9



What is Assembly Code?

- Computers execute "machine code," which is a sequence of bytes that encode low-level operations for manipulating data, managing memory, read and write from storage, and communicate with networks.
- The "assembly code" for a computer is a textual representation of the machine code giving the individual instructions to the underlying machine.

What is Assembly Code?

- gcc generates assembly code from C code
- Assembly is raw there is no type checking, and the instructions are simple. It is unique to the type of processor (e.g., the assembly for your computer cannot run on your phone)
- Humans can write assembly (and, in fact, in the early days of computing they had to write assembly), but it is more productive to be able to read and understand what the compiler produces, than to write it by hand.
- gcc is almost always going to produce better optimized code than a human could, and understanding what the compiler produces is important.

x86 Assembly



- The Intel-based computers we use are direct descendants of Intel's 16-bit, 1978 processor with the name 8086.
- Intel has taken a strict backwards-compatibility approach to new processors, and their 32- and 64-bit processors have built upon the original 8086 Assembly code.
- These days, when we learn x86 assembly code, we have to keep this history in mind. Naming of "registers," for example, has historical roots, so bear with it.

- Before we look at some assembly code, let's talk about some things that have been hidden from us when writing C code.
- Machine code is based on the "instruction set architecture" (ISA), which defines the behavior and layout of the system. Behavior is defined as if instructions are run one after the other, and memory appears as a very large byte array.

- New things that have been hidden:
 - The program counter (PC), called "%rip" indicates the address of the next instruction ("r"egister "i"nstruction "p"ointer". We cannot modify this directly.
 - The "register file" contains 16 named locations that store 64-bit values. Registers are the fastest memory on your computer. They are not in main memory, and do not have addresses. You cannot pass a pointer to a register, but a pointer may hold a register as its value.
 - Registers can hold addresses, or integer data. Some registers are used to keep track of your program's state, and others hold temporary data.
 - Registers are used for arithmetic, local variables, and return values for functions.
 - The condition code registers hold status information about the most recently executed arithmetic or logical instruction. These are used to control program flow — e.g., if the result of an addition is negative, exit a loop.
 - There are vector registers, which hold integer or floating point values.

- Unlike C, there is no model of different data types, and memory is simply a large, byte-addressable array.
- There is no distinction between signed and unsigned integers, between different types of pointers, or even between pointers and integers.
- A single machine instruction performs only a very elementary operation. For example:
 - there is an instruction to add two numbers in registers. That's all the instruction does.
 - there is an instruction that transfers data between a register and memory.
 - there is an instruction that conditionally branches to a new instruction address.
- Often, one C statement generates multiple assembly code instructions.

Learning Goals

- Learn what assembly language is and why it is important
- Become familiar with the format of human-readable assembly and x86
- Learn the **mov** instruction and how data moves around at the assembly level

Lecture Plan

- Overview: GCC and Assembly
- Demo: Looking at an executable
- Registers and The Assembly Level of Abstraction
- The **mov** Instruction
- Live Session

Lecture Plan

- Overview: GCC and Assembly
- Demo: Looking at an executable
- Registers and The Assembly Level of Abstraction
- The **mov** Instruction
- Live Session

Bits all the way down

Data representation so far

- Integer (unsigned int, 2's complement signed int)
- char (ASCII)
- Address (unsigned long)
- Aggregates (arrays, structs)

The code itself is binary too!

• Instructions (machine encoding)

GCC

- GCC is the compiler that converts your human-readable code into machinereadable instructions.
- C, and other languages, are high-level abstractions we use to write code efficiently. But computers don't really understand things like data structures, variable types, etc. Compilers are the translator!
- Pure machine code is 1s and 0s everything is bits, even your programs! But we can read it in a human-readable form called **assembly**. (Engineers used to write code in assembly before C).
- There may be multiple assembly instructions needed to encode a single C instruction.
- We're going to go behind the curtain to see what the assembly code for our programs looks like.

Lecture Plan

- Overview: GCC and Assembly
- Demo: Looking at an executable
- Registers and The Assembly Level of Abstraction
- The **mov** Instruction
- Live Session

Examining the Assembly



objdump -d

```
int sum_array(int arr[], int nelems) {
    int sum = 0;
    for (int i = 0; i < nelems; i++) {
        sum += arr[i];
    }
    return sum;
}</pre>
```

What does this look like in assembly?

```
int sum_array(int arr[], int nelems) {
   int sum = 0;
   for (int i = 0; i < nelems; i++) {</pre>
      sum += arr[i];
   }
   return sum;
                                                            make
}
                                                            objdump -d sum
0000000000401136 <sum array>:
                                              $0x0,%eax
  401136:
             b8 00 00 00 00
                                       mov
  40113b:
         ba 00 00 00 00
                                              $0x0,%edx
                                       mov
 401140:
         39 f0
                                              %esi,%eax
                                       cmp
         7d 0b
                                              40114f <sum array+0x19>
 401142:
                                       jge
         48 63 c8
 401144:
                                       movslq %eax,%rcx
         03 14 8f
 401147:
                                       add
                                              (%rdi,%rcx,4),%edx
 40114a:
          83 c0 01
                                       add
                                              $0x1,%eax
 40114d:
             eb f1
                                              401140 <sum array+0xa>
                                       jmp
 40114f:
             89 d0
                                              %edx,%eax
                                       mov
 401151:
             с3
                                       reta
```

000000000401136 <sum_array>:

b8	00	00	00	00
ba	00	00	00	00
39	f0			
7d	0b			
48	63	с8		
03	14	8f		
83	с0	01		
eb	f1			
89	d0			
c3				
	b8 ba 39 7d 48 03 83 eb 89 c3	 b8 00 ba 00 39 f0 7d 0b 48 63 03 14 83 c0 eb f1 89 d0 c3 	 b8 00 00 ba 00 00 39 f0 7d 0b 48 63 c8 03 14 8f 83 c0 01 eb f1 89 d0 c3 	 b8 00 00 00 ba 00 00 00 39 f0 7d 0b 48 63 c8 03 14 8f 83 c0 01 eb f1 89 d0 c3

mov	\$0x0.%eax
mov	\$0x0 %edx
cmn	Yosi Xoay
iao	A0114f $cum appave 0x10x$
Jge	40114T <sum_array+0x19></sum_array+0x19>
movslq	%eax,%rcx
add	(%rdi,%rcx,4),%edx
add	\$0x1,%eax
jmp	401140 <sum_array+0xa></sum_array+0xa>
MOV	%edx,%eax
retq	



0000000000401136 <sum_array>:



000000000401136 <sum_array>:

401136: b8 00 00 00 00 40113b: ba 00 00 00 00 401140: 39 f0

This is the assembly code: "human-readable" versions of each machine code instruction.

40114d: eb f1 40114f: 89 d0 401151: c3

mov	\$0x0,%eax
mov	\$0x0,%edx
cmp	%esi,%eax
jge	40114f <sum array+0x19=""></sum>
movslq	%eax,%rcx
add	(%rdi,%rcx,4),%edx
add	\$0x1,%eax
jmp	401140 <sum array+0xa=""></sum>
mov	%edx,%eax
retq	*

0000000000401136 <sum_array>:

401136:	b8	00	00	00	00
40113b:	ba	00	00	00	00
401140:	39	fØ			
401142:	7d	0b			
401144:	48	63	с8		
401147:	03	14	8f		
40114a:	83	с0	01		
40114d:	eb	f1			
40114f:	89	dØ			
401151:	с3				



000000000401136 <sum_array>:

401136:	b8	00	00	00	00
40113b:	ba	00	00	00	00
401140:	39	f0			
401142:	7d	0b			
401144:	48	63	с8		
401147:	03	14	8f		
40114a:	83	с0	01		
40114d:	eb	f1			
40114f:	89	d0			
401151:	c3				

mov	\$0x0.%eax
mov	\$0x0 %edx
Cilip	%esi,%eax
jge	40114f <sum_array+0x19></sum_array+0x19>
movslq	%eax,%rcx
add	(%rdi,%rcx,4),%edx
add	\$0x1,%eax
jmp	401140 <sum_array+0xa></sum_array+0xa>
MOV	%edx,%eax
retq	

000000000401136 <sum_array>:

401136:	b8	00	00	00	00	mov	\$0x0,%eax
40113b:	ba	00	00	00	00	mov	\$0x0,%edx
401140:	39	fØ				cmp	%esi,%eax
401142:	7d	0b				jge	40114f <sum_array+0x19></sum_array+0x19>
401144:	48	63	с8			movslq	%eax,%rcx
401147:	03	14	8f			add	(%rdi,%rcx,4),%edx
40114a:	83	с0	01			add	\$0x1,%eax
40114d:	eb	f1				jm	401140 <sum array+0xa=""></sum>
40114f:	89	dØ				mo /	%edx,%eax
401151:	с3					retq	
				Г	Loop instru	ation had	
						/ I I / I / I / I / I / I / I / I / I /	

operation name ("opcode").

000000000401136 <sum_array>: 401136: b8 00 00 00 00

00

401136:	b8	00	00	00
40113b:	ba	00	00	00
401140:	39	fØ		
401142:	7d	0b		
401144:	48	63	с8	
401147:	03	14	8f	
40114a:	83	c0	01	
40114d:	eb	f1		
40114f:	89	dØ		
401151:	с3			

mov mov	\$0x0,%eax \$0x0,%edx %esi %eax
τσρ	40114f < sum arrav + 0x19
movsla	%eax.%rcx
add	(%rdi,%rcx,4),%edx
add	\$0x1,%eax
jmp	401140 <sum_array+0xa></sum_array+0xa>
mov	%edx.%eax
Each inst	ruction can also have
argumen	ts ("operands").

000000000401136 <sum_array>:

00

00

401136:	b8	00	00	00
40113b:	ba	00	00	00
401140:	39	f 0		
401142:	7d	0b		
401144:	48	63	с8	
101117	\sim	4.4	0.0	
40114/:	63	14	81	
401147: 40114a:	03 83	14 c0	8† 01	
401147: 40114a: 40114d:	03 83 eb	14 c0 f1	8† 01	
401147: 40114a: 40114d: 40114f:	03 83 eb 89	14 c0 f1 d0	8† 01	

mov mov cmp jge movslq add add imp	<pre>\$0x0,%eax \$0x0,%edx %esi,%eax 40114f <sum_array+0x19> %eax,%rcx (%rdi,%rcx,4),%edx \$0x1,%eax 401140 <sum array+0xa=""></sum></sum_array+0x19></pre>
mov retq \$[numb or "imm	<pre>er] means a constant value, ediate" (e.g. 1 here).</pre>

000000000401136 <sum_array>:

401136:	b8	00	00	00	00
40113b:	ba	00	00	00	00
401140:	39	fØ			
401142:	7d	0b			
401144:	48	63	с8		
401147:	03	14	8f		
40114a:	83	c0	01		
40114d:	eb	f1			
40114f:	89	dØ			
40114f: 401151:	89 c3	dØ			

mov	\$0x0.%eax
mov	\$0x0,%edx
cmp	%esi,%eax
jge	40114f <sum array+0x19=""></sum>
movslq	%eax,%rcx
add	(%rdi,%rcx,4),%edx
add	\$0x1,%eax
jmp	401140 array+0xa>
mov	%edx,%eak
retq	

%[name] means a register, a storage location on the CPU (e.g. edx here).

Lecture Plan

- Overview: GCC and Assembly
- Demo: Looking at an executable
- Registers and The Assembly Level of Abstraction
- The **mov** instruction

Assembly Abstraction

- C abstracts away the low-level details of machine code. It lets us work using variables, variable types, and other higher-level abstractions.
- C and other languages let us write code that works on most machines.
- Assembly code is just bytes! No variable types, no type checking, etc.
- Assembly/machine code is processor-specific.
- What is the level of abstraction for assembly code?



%rax	%rsi	%r8	%r12
%rbx	%rdi	%r9	%r13
%rcx	%rbp	%r10	%r14
%rdx	%rsp	%r11	%r15

What is a register?

A register is a fast read/write memory slot right on the CPU that can hold variable values.

Registers are **not** located in memory.

- A **register** is a 64-bit space inside the processor.
- There are 16 registers available, each with a unique name.
- Registers are like "scratch paper" for the processor. Data being calculated or manipulated is moved to registers first. Operations are performed on registers.
- Registers also hold parameters and return values for functions.
- Registers are extremely *fast* memory!
- Processor instructions consist mostly of moving data into/out of registers and performing arithmetic on them. This is the level of logic your program must be in to execute!

Assembly instructions manipulate these registers. For example:

- One instruction adds two numbers in registers
- One instruction transfers data from a register to memory
- One instruction transfers data from memory to a register

Computer architecture



GCC And Assembly

- GCC compiles your program it lays out memory on the stack and heap and generates assembly instructions to access and do calculations on those memory locations.
- Here's what the "assembly-level abstraction" of C code might look like:

С	Assembly Abstraction
<pre>int sum = x + y;</pre>	 Copy x into register 1 Copy y into register 2 Add register 2 to register 1 Write register 1 to memory for sum
Assembly

- We are going to learn the **x86-64** instruction set architecture. This instruction set is used by Intel and AMD processors.
- There are many other instruction sets: ARM, MIPS, etc.



Instruction set architecture (ISA)

- A contract between program/compiler and hardware:
- Defines operations that the processor (CPU) can execute
- Data read/write/transfer operations
- Control mechanisms

Intel originally designed their instruction set back in 1978.

- Legacy support is a huge issue for x86-64
- Originally 16-bit processor, then 32 bit, now 64 bit. These design choices dictated the register sizes (and even register/instruction names).





Lecture Plan

- Overview: GCC and Assembly
- Demo: Looking at an executable
- Registers and The Assembly Level of Abstraction
- The mov Instruction
- Live Session

mov

The **mov** instruction <u>copies</u> bytes from one place to another; it is similar to the assignment operator (=) in C.

mov src,dst

The **src** and **dst** can each be one of:

- Immediate (constant value, like a number) (only src)
- Register
- Memory Location

 (at most one of src, dst)

Direct address

\$0x104

%rbx

0x6005c0

Operand Forms: Immediate

mov



Copy the value 0x104 into some destination.

Operand Forms: Registers

%rbx

Copy the value in register %rbx into some destination.

mov



Operand Forms: Absolute Addresses

0x104

Copy the value at address 0x104 into some destination.

mov

mov

,0x104

Copy the value from some source into the memory at address 0x104.

Practice #1: Operand Forms

What are the results of the following move instructions (executed separately)? For this problem, assume the value 5 is stored at address 0x42, and the value 8 is stored in %rbx.

- 1. mov \$0x42,%rax
- 2. mov 0x42,%rax
- 3. mov %rbx,0x55

Operand Forms: Indirect

(%rbx)

Copy the value at the address stored in register %rbx into some destination.

mov

mov

,(%rbx)

Copy the value from some source into the memory at the address stored in register %rbx.

45

Operand Forms: Base + Displacement

Copy the value at the address (<u>0x10 plus</u> what is stored in register %rax) into some destination.

mov 0x10(%rax),

mov

,0x10(%rax)

Copy the value from some source into the memory at the address (<u>0x10</u> <u>plus</u> what is stored in register %rax). 46

Operand Forms: Indexed

(%rax,[%]rdx),

Copy the value at the address which is (the sum of the values in registers %rax and %rdx) into some destination.

mov

mov

(%rax,%rdx)

Copy the value from some source into the memory at the address which is (the sum of the values in registers %rax and %rdx). 47

Operand Forms: Indexed

Copy the value at the address which is (the sum of <u>**0x10 plus**</u> the values in registers %rax and %rdx) into some destination.

mov 0x10(%rax,%rdx),

mov

,0x10(%rax,%rdx)

Copy the value from some source into the memory at the address which is (the sum of <u>0x10</u> <u>plus</u> the values in registers %rax and %rdx). 48

Practice #2: Operand Forms

What are the results of the following move instructions (executed separately)? For this problem, assume the value *0x11* is stored at address *0x10C*, *0xAB* is stored at address *0x104*, *0x100* is stored in register %rax and *0x3* is stored in %rdx.

- 1. mov \$0x42,(%rax)
- 2. mov 4(%rax),%rcx
- 3. mov 9(%rax,%rdx),%rcx



Copy the value at the address which is (<u>4 times</u> the value in register %rdx) into some destination.
Mov (,%rdx,4), _____ The scaling factor (e.g. 4 here) must be hardcoded to be either 1, 2, 4 or 8.

Copy the value from some source into the memory at the address which is (<u>4 times</u> the value in register %rdx). ⁵⁰

0x4(,%rdx,4),

Copy the value at the address which is (4 times the value in register %rdx, <u>plus</u> <u>0x4)</u>, into some destination.

mov

mov

,0x4(,%rdx,4)

Copy the value from some source into the memory at the address which is (4 times the value in register %rdx, **plus 0x4).** ⁵¹

(%rax,%rdx,2),

Copy the value at the address which is (<u>the</u> <u>value in register %rax</u> plus 2 times the value in register %rdx) into some destination.

mov

_,(%rax,%rdx,2)

Copy the value from some source into the memory at the address which is (<u>the value in register %rax</u> plus 2 times the value in register %rdx). 52

mov

Copy the value at the address which is (<u>**0x4 plus</u>** the value in register %rax plus 2 times the value in register %rdx) into some destination.</u>

mov

register %rdx) into some destination. 0x4(%rax,%rdx,2),

mov

,0x4(%rax,%rdx,2)

Copy the value from some source into the memory at the address which is (**<u>0x4 plus</u>** the value in register %rax plus 2 times the value in register %rdx). ⁵³

Most General Operand Form

$Imm(r_b, r_i, s)$

is equivalent to...

$Imm + R[r_b] + R[r_i]*s$

Most General Operand Form



Operand Forms

Туре	Form	Operand Value	Name
Immediate	\$Imm	Imm	Immediate
Register	<i>r</i> !	R[<i>r</i> _!]	Register
Memory	Imm	M[Imm]	Absolute
Memory	(r _!)	M[R[<i>r</i> _!]]	Indirect
Memory	$Imm(r_{"})$	$M[Imm + R[r_{"}]]$	Base + displacement
Memory	(r _" , r _#)	$M[R[r_{"}] + R[r_{\#}]]$	Indexed
Memory	Imm(r _" , r _#)	$M[Imm + R[r_{"}] + R[r_{\#}]]$	Indexed
Memory	(, r _# , s)	$M[R[r_{\#}] \cdot s]$	Scaled indexed
Memory	$Imm(, r_{\#}, s)$	$M[Imm + R[r_{\#}] . s]$	Scaled indexed
Memory	(<i>r</i> _" , <i>r</i> _# , <i>s</i>)	$M[R[r_{"}] + R[r_{\#}] . s]$	Scaled indexed
Memory	$Imm(r_{"}, r_{\#}, s)$	$M[Imm + R[r_{"}] + R[r_{\#}] . s]$	Scaled indexed

Figure 3.3 from the book: "Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor *s* must be either. 1, 2, 4, or 8."

Practice #3: Operand Forms

What are the results of the following move instructions (executed separately)? For this problem, assume the value 0x1 is stored in register %rcx, the value 0x100 is stored in register %rax, the value 0x3 is stored in register %rdx, and value 0x11 is stored at address 0x10C.

1. mov \$0x42,0xfc(,%rcx,4)

2. mov (%rax,%rdx,4),%rbx

Imm(r_b, r_i, s) is equivalent to					
address Imm +	R[r _b]	+ R[r _i]	*S		
Displacement	Base	Index	Scale		
			(1,2,4,8)		

Goals of indirect addressing: C

Why are there so many forms of indirect addressing?

We see these indirect addressing paradigms in C as well!

Our First Assembly

<pre>int sum_array(int arr[], int nelems) { int sum = 0;</pre>	We're 1/4 th of the way to understanding assembly! What looks understandable right now?
<pre>for (int i = 0; i < nelems; i++) { sum += arr[i]; } return sum; }</pre>	<pre>Some notes: • Registers store addresses and values • mov src, dst copies value into dst • sizeof(int) is 4 • Instructions executed sequentially</pre>

0000000004005b6 <sum_array>:

4005b6:	ba	00	00	00	00	
4005bb:	b8	00	00	00	00	
4005c0:	eb	09				
4005c2:	48	63	са			
4005c5:	03	04	8f			
1005c8.	83	c^{2}	<u>01</u>			
We'll come back to this						
example in future lectures!						

mov	\$0x0,%edx
mov	\$0x0,%eax
jmp	4005cb <sum_array+0x15></sum_array+0x15>
movslq	%edx,%rcx
add	(%rdi,%rcx,4),%eax
add	\$0x1,%edx
cmp	%esi,%edx
jl	4005c2 <sum array+0xc=""></sum>
repz re	etq



Central Processing Units (CPUs)

Intel 8086, 16-bit microprocessor (\$86.65, 1978)





Raspberry Pi BCM2836 32-bit **ARM** microprocessor (\$35 for everything, 2015)



Intel Core i9-9900K 64-bit 8-core multi-core processor (\$449, 2018)

Assembly code in movies



Trinity saving the world by hacking into the power grid using Nmap Network Scanning The Matrix Reloaded, 2003

😤 Keep a resource guide handy 😤

- <u>https://web.stanford.edu/class/cs107/resources/x86-64-reference.pdf</u>
- B&O book:
 - Canvas -> Files
 - -> Bryant_OHallaron_ch3.1-3.8.pdf



- It's like study abroad:
 - You took LANG 1A
 - Your tools give too much/too little information (a book reference, a rudimentary translator)
 - No one expects you to speak the language fluently...
 - ...But the more you internalize, the better you can use tools to **read** the language

63	31	15 7	0
Zrax	Xeax	Xax X	al Roturn va
Arbx	Xebx	%bx %	b1 Callee as
%rcx	Xecx	Xex X	cl 4th arp.
%rdx	Zedx	Xdx X	dl 3rd arg
Xrsi	Xesi	%si Xa	11 2nd arms
Xrdi	Nedi	Xdi Xd	1st argum
Xrbp	Xebp	%bp %b	pl Callee saw
Xrap	Xesp	Xsp Xa	p1 Stack point
×18	Xr8d	%r8w %r	8b 5th arguna
%r9	%r9d	%r9v %r	9b 6th argune
Xr10	%r10d bala	Xr10w Xr:	LOb Caller Save
%r11	Xr11d Ubba d	Xrliv Xr:	L1b Caller save
%r12	%r12d	%r12w %r1	2b Calee say
(r13	%r13d	%r13w %r1	.3b Calee sav
r14	%r14d	%r14w %r1	4b Callee save
and the second	V-1Ed	Yr154 Vr1	Th Calles says

Figure 3.2 Integer registers. The low-order portions of all 16 registers can be accessed as byte, word (16-bit), double word (32-bit), and quad word (64-bit) quantities.

arguments, returning values from functions, and storing local and temporary data. We will cover these conventions in our presentation, especially in Section 33, where we describe the implementation of procedures.

3.4.1 Operand Specifiers

Most instructions have one or more *operands* specifying the source values to ^{use} in performing an operation and the destination location into which to place the

	East		Accessing Info
Туре	Form	Operand value	Name
Immediate	\$1mm	Imm	Immediate
Register	ra	R[r _a]	Register
Memory Memory Memory Memory	$Imm (r_a) Imm(r_b) (r_b, r_i) Imm(r_b =)$	$ \begin{split} &M[Imm] \\ &M[R[r_a]] \\ &M[Imm + R[r_b]] \\ &M[R[r_b] + R[r_1]] \end{split} $	Absolute Indirect Base + displacement Indexed
Memory Memory Memory Memory	(x_i, s) $Imm(x_i, s)$ (x_b, x_i, s) $Imm(x_b, x_i, s)$	$M[mm + R[r_b] + R[r_i]]$ $M[R[r_i] \cdot s]$ $M[mm + R[r_i] \cdot s]$ $M[R[r_b] + R[r_i] \cdot s]$ $M[mm + R[r_b] + R[r_i] \cdot s]$	Indexed Scaled indexed Scaled indexed Scaled indexed Scaled indexed

result, x86-64 supports a number of operand forms (see Figure 3.3). Source values can be given as constants or read from registers or memory. Results can be stored in either registers or memory. Thus, the different poperand possibilities can be classified into three types. The first type, *immediate*; is for constant values. In ATT-format assembly code, these are written with a '8' followed by an integer using standard C notation—for example, 4–577 or \$0x17. Different instructions allow compact way of encoding a value. The second type, register, denotes the contents of a register, neor of the stere 8.4, e.2, or 1-byte low-order portions of the registers for operands having 64, 32, 16, or 8 bits, respectively. In Figure 33, we use the notation π_1 donets an arbitrary register and indicate its value with the reference R_{1,n_0} , weing the set of registers as an array R indexed by register identifies.

The third type of operand is a memory reference, in which we access some memory location according to a computed address, often called the effective address. Since we view the memory as a large array of bytes, we use the totalion $M_{\rm B}^{-1}/dadref$ to denote a reference to the *b*-type value stored in memory starting at address *s*/*datr*. To simplify things, we will generally drop the subscript *b*.

As Figure 3.3 shows, there are many different addressing modes allowing different forms of memory references. The most general form is shown at the bottom of the table with syntax $Imm(x_1, r_1, s)$. Such a reference has four components an immediate offset Imm, a base register r_n , an index register r_n , and a seal factor s, where s must be $1, 2, 4, \sigma 8$. Both the base and index must be 4-bit registers. The effective address is computed as $Imm + R[r_0] + R[r_1] + R[r_1] + R[r_1]$. This general form is often seen when referencing elements of arrays. The other forms are simply special cases of this general form where some of the components are omitted. As we

Chapter 3, Figures 3.2-3.3 (p. 180-181)

Why are we reading assembly?



Main goal: Information retrieval

- We will not be writing assembly! (that's the compiler's job)
- Rather, we want to translate the assembly **back** into our C code.
- Knowing how our C code is converted into machine instructions gives us insight into how to write more efficient, cleaner code.

Extended warmup: Information Synthesis

Spend a few minutes thinking about the main paradigms of the mov instruction.

- What might be the equivalent C-like operation?
- Examples (note %r___ registers are 64-bit):
- 1. mov \$0x0,%rdx
- 2. mov %rdx,%rcx
- 3. mov \$0x42,(%rdi)
- 4. mov (%rax,%rcx,8),%rax



Extended warmup: Information Synthesis

Spend a few minutes thinking about the main paradigms of the mov instruction.

- What might be the equivalent C-like operation?
- Examples (note %r___ registers are 64-bit):
- 1. mov \$0x0, %rdx %rdx = 0
- 2. mov %rdx,%rcx -> maybe long x = y;
- 3. mov \$0x42,(%rdi) -> maybe *ptr = 0x42;
- 4. mov (%rax,%rcx,8),%rax -> maybe long x = arr[i];

Indirect addressing is like pointer arithmetic/deref!



65

Fill in the blank to complete the C code that

```
int x = ...
int *ptr = malloc(...);
```

```
____???___ = __???_;
```

mov %ecx,(%rax)



generates this assembly
 has this register layout

(Pedantic: You should sub in <x> and <ptr> with actual values, like 4 and 0x7fff80)



66

Fill in the blank to complete the C code that

generates this assembly
 has this register layout

```
int x = ...
int *ptr = malloc(...);
...
___???___ = _???_; *ptr = x;
```

mov %ecx,(%rax)



Fill in the blank to complete the C code that

long arr[5];

7

long num = ____???___;

mov (%rdi, %rcx, 8),%rax





68

generates this assembly
 results in this register layout

Fill in the blank to complete the C code	 generates this assembly results in this register layout 		
<pre>long arr[5]; long num =???;</pre>	long long long	num = num = num =	arr[3]; *(arr + 3); *(arr + y);
mov (%rdi, %rcx, 8),%rax			<pre>(assume long y = 3; declared earlier)</pre>
<val num="" of=""> 3 %rax %rcx</val>	<val a<br="" of="">%rdi</val>	irr>	

Fill in the blank to complete the C code that

generates this assembly
 has this register layout

char str[5];

____???___ = 'c';

mov \$0x63,(%rcx,%rdx,1)





70

Fill in the blank to complete the C code that

generates this assembly
 has this register layout

char str[5];

mov \$0x63,(%rcx,%rdx,1)



Coming Up Soon To A Slide Near You

- The below code is the objdump of a C function, foo.
 - foo keeps its 1st and 2nd parameters are in registers %rdi and %rsi, respectively.


Coming Up Soon To A Slide Near You

- The below code is the objdump of a C function, foo.
 - foo keeps its 1st and 2nd parameters are in registers %rdi and %rsi, respectively.



Lecture Plan

- Recap: mov so far
- Data and Register Sizes
- The lea Instruction
- Logical and Arithmetic Operations
- Practice: Reverse Engineering

Reference Sheet:

mov

The **mov** instruction <u>copies</u> bytes from one place to another; it is similar to the assignment operator (=) in C.

mov src,dst

The **src** and **dst** can each be one of:

- Immediate (constant value, like a number) (only src)
- Register
- Memory Location (at most one of src, dst)

Memory Location Syntax

Syntax	Meaning	
0x104	Address 0x104 (no \$)	
(%rax)	What's in %rax	
4(%rax)	What's in %rax, plus 4	
(%rax <i>,</i> %rdx)	Sum of what's in %rax and %rdx	
4(%rax, %rdx)	Sum of values in %rax and %rdx, plus 4	
(, %rcx, 4)	What's in %rcx, times 4 (multiplier can be 1, 2, 4, 8)	
(%rax, %rcx, 2)	What's in %rax, plus 2 times what's in %rcx	
8(%rax, %rcx, 2)	What's in %rax, plus 2 times what's in %rcx, plus 8	

Operand Forms

Туре	Form	Operand Value	Name
Immediate	\$Imm	Imm	Immediate
Register	$r_{!}$	R[<i>r</i> _!]	Register
Memory	Imm	M[Imm]	Absolute
Memory	(<i>r</i> _!)	$M[R[r_!]]$	Indirect
Memory	$Imm(r_{"})$	$M[Imm + R[r_{"}]]$	Base + displacement
Memory	(r _" , r _#)	$M[R[r_{"}] + R[r_{\#}]]$	Indexed
Memory	$Imm(r_{"}, r_{\#})$	$M[Imm + R[r_{"}] + R[r_{\#}]]$	Indexed
Memory	(, r _# , s)	$M[R[r_{\#}] . s]$	Scaled indexed
Memory	Imm(, r _# , s)	$M[Imm + R[r_{\#}] . s]$	Scaled indexed
Memory	(<i>r</i> _" , <i>r</i> _# , <i>s</i>)	$M[R[r_{"}] + R[r_{\#}] . s]$	Scaled indexed
Memory	$Imm(r_{"}, r_{\#}, s)$	$M[Imm + R[r_{"}] + R[r_{\#}] \cdot s]$	Scaled indexed

Figure 3.3 from the book: "Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor *s* must be either. 1, 2, 4, or 8."

Lecture Plan

- Recap: mov so far
- Data and Register Sizes
- The lea Instruction
- Logical and Arithmetic Operations
- Practice: Reverse Engineering

Reference Sheet:

Data Sizes

Data sizes in assembly have slightly different terminology to get used to:

- A **byte** is 1 byte.
- A word is 2 bytes.
- A double word is 4 bytes.
- A quad word is 8 bytes.

Assembly instructions can have suffixes to refer to these sizes:

- b means byte
- w means word
- 1 means double word
- q means quad word

Register Sizes

Bit:	63	31	15	7 0
	%rax	%eax	%ax	%al
	%rbx	%ebx	%bx	%bl
	%rcx	%ecx	%сх	%cl
	%rdx	%edx	%dx	%dl
	%rsi	%esi	%si	%sil
	%rdi	%edi	%di	%dil

Register Sizes

Bit:	63	31	15	7 0
	%rbp	%ebp	%bp	%bpl
	%rsp	%esp	%sp	%spl
	%r8	%r8d	%r8w	%r8b
	%r9	%r9d	%r9w	%r9b
	%r10	%r10d	%r10w	%r10b
	%r11	%r11d	%r11w	%r11b

Register Sizes

Bit:	63	31	15	7 0
%r12	%r12	%r12d	%r12w	%r12b
	%r13	%r13d	%r13w	%r13b
	%r14	%r14d	%r14w	%r14b
%	%r15	%r15d	%r15w	%r15b

Register Responsibilities

Some registers take on special responsibilities during program execution.

- %rax stores the return value
- %rdi stores the first parameter to a function
- %rsi stores the second parameter to a function
- %rdx stores the third parameter to a function
- %rip stores the address of the next instruction to execute
- %rsp stores the address of the current top of the stack

Reference Sheet:

mov Variants

- mov can take an optional suffix (b,w,l,q) that specifies the size of data to move: movb, movw, movl, movq
- mov only updates the specific register bytes or memory locations indicated.
 - Exception: movl writing to a register will also set high order 4 bytes to 0.

Practice: mov And Data Sizes

For each of the following mov instructions, determine the appropriate suffix based on the operands (e.g. **movb**, **movw**, **movl** or **movq**).

- 1. mov___ %eax, (%rsp)
- 2. mov___ (%rax), %dx
- 3. mov____\$0xff, %bl
- 4. mov___ (%rsp,%rdx,4),%dl
- 5. mov___ (%rdx), %rax
- 6. mov___ %dx, (%rax)

Practice: mov And Data Sizes

For each of the following mov instructions, determine the appropriate suffix based on the operands (e.g. **movb**, **movw**, **movl** or **movq**).

- 1. movl %eax, (%rsp)
- 2. movw (%rax), %dx
- 3. movb \$0xff, %b1
- 4. movb (%rsp,%rdx,4),%dl
- 5. movq (%rdx), %rax
- 6. movw %dx, (%rax)

mov

- The **movabsq** instruction is used to write a 64-bit Immediate (constant) value.
- The regular **movq** instruction can only take 32-bit immediates.
- 64-bit immediate as source, only register as destination.

movabsq \$0x0011223344556677, %rax

movz and movs

- There are two mov instructions that can be used to copy a smaller source to a larger destination: **movz** and **movs**.
- movz fills the remaining bytes with zeros
- movs fills the remaining bytes by sign-extending the most significant bit in the source.
- The source must be from memory or a register, and the destination is a register.

movz and movs

MOVZ S, R $R \leftarrow ZeroExtend(S)$

Instruction	Description
movzbw	Move zero-extended byte to word
movzbl	Move zero-extended byte to double word
movzwl	Move zero-extended word to double word
movzbq	Move zero-extended byte to quad word
movzwq	Move zero-extended word to quad word

movz and movs

MOVS S,R R ← SignExtend(S)

Instruction	Description
movsbw	Move sign-extended byte to word
movsbl	Move sign-extended byte to double word
movswl	Move sign-extended word to double word
movsbq	Move sign-extended byte to quad word
movswq	Move sign-extended word to quad word
movslq	Move sign-extended double word to quad word
cltq	Sign-extend %eax to %rax %rax <- SignExtend(%eax)

Lecture Plan

- Recap: mov so far
- Data and Register Sizes
- The lea Instruction
- Logical and Arithmetic Operations
- Practice: Reverse Engineering

Reference Sheet:

lea

The **lea** instruction <u>copies</u> an "effective address" from one place to another. **lea src,dst**

Unlike **mov**, which copies data <u>at</u> the address src to the destination, **lea** copies the value of src *itself* to the destination.

The syntax for the destinations is the same as **mov**. The difference is how it handles the src.

Operands	mov Interpretation	lea Interpretation
6(%rax), %rdx	Go to the address (6 + what's in %rax), and copy data there into %rdx	Copy 6 + what's in %rax into %rdx.

Operands	mov Interpretation	lea Interpretation
6(%rax), %rdx	Go to the address (6 + what's in %rax), and copy data there into %rdx	Copy 6 + what's in %rax into %rdx.
(%rax, %rcx), %rdx	Go to the address (what's in %rax + what's in %rcx) and copy data there into %rdx	Copy (what's in %rax + what's in %rcx) into %rdx.

Operands	mov Interpretation	lea Interpretation
6(%rax), %rdx	Go to the address (6 + what's in %rax), and copy data there into %rdx	Copy 6 + what's in %rax into %rdx.
(%rax, %rcx), %rdx	Go to the address (what's in %rax + what's in %rcx) and copy data there into %rdx	Copy (what's in %rax + what's in %rcx) into %rdx.
(%rax, %rcx, 4), %rdx	Go to the address (%rax + 4 * %rcx) and copy data there into %rdx.	Copy (%rax + 4 * %rcx) into %rdx.

Operands	mov Interpretation	lea Interpretation
6(%rax), %rdx	Go to the address (6 + what's in %rax), and copy data there into %rdx	Copy 6 + what's in %rax into %rdx.
(%rax, %rcx), %rdx	Go to the address (what's in %rax + what's in %rcx) and copy data there into %rdx	Copy (what's in %rax + what's in %rcx) into %rdx.
(%rax, %rcx, 4), %rdx	Go to the address (%rax + 4 * %rcx) and copy data there into %rdx.	Copy (%rax + 4 * %rcx) into %rdx.
7(%rax, %rax, 8), %rdx	Go to the address (7 + %rax + 8 * %rax) and copy data there into %rdx.	Copy (7 + %rax + 8 * %rax) into %rdx.

Unlike **mov**, which copies data <u>at</u> the address src to the destination, **lea** copies the value of src *itself* to the destination.

Lecture Plan

- Recap: mov so far
- Data and Register Sizes
- The lea Instruction
- Logical and Arithmetic Operations
- Practice: Reverse Engineering

Reference Sheet:

Unary Instructions

The following instructions operate on a single operand (register or memory):

Instruction	Effect	Description
inc D	D ← D + 1	Increment
dec D	D ← D - 1	Decrement
neg D	D ← -D	Negate
not D	D ← ~D	Complement

Examples:

incq 16(%rax)
dec %rdx
not %rcx

Binary Instructions

The following instructions operate on two operands (both can be register or memory, source can also be immediate). Both cannot be memory locations. Read it as, e.g. "Subtract S from D":

Instruction	Effect	Description
add S, D	D ← D + S	Add
sub S, D	D ← D - S	Subtract
imul S, D	D ← D * S	Multiply
xor S, D	D ← D ^ S	Exclusive-or
or S, D	D ← D S	Or
and S, D	D ← D & S	And

Examples:

```
addq %rcx,(%rax)
xorq $16,(%rax, %rdx, 8)
subq %rdx,8(%rax)
```

Large Multiplication

- Multiplying 64-bit numbers can produce a 128-bit result. How does x86-64 support this with only 64-bit registers?
- If you specify two operands to **imul**, it multiplies them together and truncates until it fits in a 64-bit register.

imul S, D \leftarrow D \leftarrow S

 If you specify one operand, it multiplies that by %rax, and splits the product across 2 registers. It puts the high-order 64 bits in %rdx and the low-order 64 bits in %rax.

Instruction	Effect	Description
imulq S	$R[%rdx]:R[%rax] \leftarrow S \times R[%rax]$	Signed full multiply
mulq S	$R[%rdx]:R[%rax] \leftarrow S \times R[%rax]$	Unsigned full multiply

Division and Remainder

Instruction	Effect	Description
idivq S	R[%rdx] ← R[%rdx]:R[%rax] mod S; R[%rax] ← R[%rdx]:R[%rax] 🕇 S	Signed divide
divq S	R[%rdx] ← R[%rdx]:R[%rax] mod S; R[%rax] ← R[%rdx]:R[%rax] 🕇 S	Unsigned divide

- <u>Terminology</u>: dividend / divisor = quotient + remainder
- **x86-64** supports dividing up to a 128-bit value by a 64-bit value.
- The high-order 64 bits of the dividend are in %rdx, and the low-order 64 bits are in %rax. The divisor is the operand to the instruction.
- The quotient is stored in %rax, and the remainder in %rdx.

Division and Remainder

Instruction	Effect	Description
idivq S	R[%rdx] ← R[%rdx]:R[%rax] mod S; R[%rax] ← R[%rdx]:R[%rax] 🕇 S	Signed divide
divq S	R[%rdx] ← R[%rdx]:R[%rax] mod S; R[%rax] ← R[%rdx]:R[%rax] 🕇 S	Unsigned divide
cqto	R[%rdx]:R[%rax] ← SignExtend(R[%rax])	Convert to oct word

- <u>Terminology</u>: dividend / divisor = quotient + remainder
- The high-order 64 bits of the dividend are in **%rdx**, and the low-order 64 bits are in **%rax**. The divisor is the operand to the instruction.
- Most division uses only 64-bit dividends. The cqto instruction sign-extends the 64-bit value in %rax into %rdx to fill both registers with the dividend, as the division instruction expects.

Shift Instructions

The following instructions have two operands: the shift amount **k** and the destination to shift, **D**. **k** can be either an immediate value, or the byte register **%cl** (and only that register!)

Instruction	Effect	Description
sal k, D	D ← D << k	Left shift
shl k, D	D ← D << k	Left shift (same as sal)
sar k, D	$D \leftarrow D \gg_A k$	Arithmetic right shift
shr k, D	$D \leftarrow D \gg_L k$	Logical right shift

Examples:

shll \$3,(%rax)
shrl %cl,(%rax,%rdx,8)
sarl \$4,8(%rax)

Shift Amount

Instruction	Effect	Description
sal k, D	D ← D << k	Left shift
shl k, D	D ← D << k	Left shift (same as sal)
sar k, D	$D \leftarrow D \gg_A k$	Arithmetic right shift
shr k, D	$D \leftarrow D \gg_L k$	Logical right shift

- When using %cl, the width of what you are shifting determines what portion of %cl is used.
- For w bits of data, it looks at the low-order log2(w) bits of %cl to know how much to shift.
 - If %cl = 0xff, then: shlb shifts by 7 because it considers only the low-order log2(8) = 3 bits, which represent 7. shlw shifts by 15 because it considers only the low-order log2(16) = 4 bits, which represent 15.

Lecture Plan

- Recap: mov so far
- Data and Register Sizes
- The lea Instruction
- Logical and Arithmetic Operations
- Practice: Reverse Engineering

Reference Sheet:

Assembly Exploration

- Let's pull these commands together and see how some C code might be translated to assembly.
- Compiler Explorer is a handy website that lets you quickly write C code and see its assembly translation. Let's check it out!
- <u>https://godbolt.org/z/WPzz6G4a9</u>

Code Reference: add_to_first

```
// Returns the sum of x and the first element in
arr
int add_to_first(int x, int arr[]) {
    int sum = x;
    sum += arr[0];
    return sum;
}
-------
add_to_first:
    movl %edi, %eax
    addl (%rsi), %eax
    ret
```

Code Reference: full_divide

```
// Returns x/y, stores remainder in location stored in
remainder ptr
long full_divide(long x, long y, long *remainder_ptr) {
    long quotient = x / y;
    long remainder = x % y;
    *remainder ptr = remainder;
    return quotient;
full divide:
  movq %rdi, %rax
  movq %rdx, %rcx
  cqto
  idivq %rsi
  movq %rdx, (%rcx)
  ret
```
Assembly Exercise 1

00000000040116e <sum_example1>: 40116e:8d 04 37 lea (%rdi,%rsi,1),%eax 401171:c3 retq

Which of the following is most likely to have generated the above assembly?

```
// A)
void sum_example1() {
    int x;
    int y;
    int sum = x + y;
}
// C)
void sum_example1(int x, int y) {
    int sum = x + y;
}
```



Assembly Exercise 2

0000000000401172	<pre><sum_example< pre=""></sum_example<></pre>	2>:
401172: 8b	47 0c m	ov 0xc(%rdi)
401175: 03	07 a	dd (%rdi),%e
401177: 2b	47 18 s	ub 0x18(%rdi
40117a: c3	r	etq

```
int sum_example2(int arr[]) {
    int sum = 0;
    sum += arr[0];
    sum += arr[3];
    sum -= arr[6];
    return sum;
}
```

What location or value in the assembly above represents the C code's **sum** variable?

,%eax

),%eax

ах

%eax

110

Assembly Exercise 3

000000000040117	2′2	<su< th=""><th>m_exampl</th><th>.e2>:</th><th></th></su<>	m_exampl	.e2>:	
401172: 8	ßb	47	0c	mov	0xc(%rdi),%eax
401175: 0)3	07		add	(%rdi),%eax
401177: 2	<u>2</u> b	47	18	sub	<pre>0x18(%rdi),%eax</pre>
40117a: c	:3			retq	• • • •

```
int sum_example2(int arr[]) {
    int sum = 0;
    sum += arr[0];
    sum += arr[3];
    sum -= arr[6];
    return sum;
}
```

What location or value in the assembly code above represents the C code's **6** (as in **arr[6]**)?

0x18

111

Our First Assembly

```
int sum_array(int arr[], int nelems) {
    int sum = 0;
    for (int i = 0; i < nelems; i++) {
        sum += arr[i];
    }
    return sum;
}</pre>
```

We're 1/2 of the way to understanding assembly! What looks understandable right now?

000000000401136 <sum array>:

401136:	b8	00	00	00	00	
40113b:	ba	00	00	00	00	
401140:	39	f0				
401142:	7d	0b				
401144:	48	63	c8			
401147:	03	14	8f			
40114a:	83	с0	01			
40114d:	eb	f1				
40114f:	89	dØ				
401151:	c3					

MOV	\$0x0,%eax
mov	\$0x0,%edx
cmp	%esi,%eax
jge	40114f <sum_array+0x19></sum_array+0x19>
movslq	%eax,%rcx
add	(%rdi,%rcx,4),%edx
add	\$0x1,%eax
jmp	401140 <sum_array+0xa></sum_array+0xa>
mov	%edx,%eax
retq	



A Note About Operand Forms

- Many instructions share the same address operand forms that **mov** uses.
 - Eg. 7(%rax, %rcx, 2).
- These forms work the same way for other instructions, e.g. sub:
 - sub 8(%rax,%rdx),%rcx -> Go to 8 + %rax + %rdx, subtract what's there from %rcx
- The exception is **lea**:
 - It interprets this form as just the calculation, not the dereferencing
 - lea 8(%rax,%rdx),%rcx -> Calculate 8 + %rax + %rdx, put it in %rcx

Shift Amount

Instruction	Effect	Description
sal k, D	D ← D << k	Left shift
shl k, D	D ← D << k	Left shift (same as sal)
sar k, D	$D \leftarrow D \gg_A k$	Arithmetic right shift
shr k, D	$D \leftarrow D \gg_L k$	Logical right shift

- When using %cl, the width of what you are shifting determines what portion of %cl is used.
- For w bits of data, it looks at the low-order log2(w) bits of %cl to know how much to shift.
 - If %cl = 0xff, then: shlb shifts by 7 because it considers only the low-order log2(8) = 3 bits, which represent 7. shlw shifts by 15 because it considers only the low-order log2(16) = 4 bits, which represent 15.

Division and Remainder

Instruction	Effect	Description
idivq S	R[%rdx] ← R[%rdx]:R[%rax] mod S; R[%rax] ← R[%rdx]:R[%rax] 🕇 S	Signed divide
divq S	R[%rdx] ← R[%rdx]:R[%rax] mod S; R[%rax] ← R[%rdx]:R[%rax] 🕇 S	Unsigned divide

- <u>Terminology</u>: dividend / divisor = quotient + remainder
- **x86-64** supports dividing up to a 128-bit value by a 64-bit value.
- The high-order 64 bits of the dividend are in **%rdx**, and the low-order 64 bits are in **%rax**. The divisor is the operand to the instruction.
- The quotient is stored in %rax, and the remainder in %rdx.

Extra Practice

https://godbolt.org/z/hGKPWszq4

```
int add_to(int x, int arr[], int i)
    { int sum = _?___;
    sum += arr[___?___];
    return ___?__;
}
```

add_to: movslq %edx, %rdx movl %edi, %eax addl (%rsi,%rdx,4), %eax ret

_ _ _ _ _

```
int elem_arithmetic(int nums[], int y)
    { int z = nums[_?__] * ___?__;
    z -= ___?__;
    z >>= ___?__;
    return ___?__;
}
elem_arithmetic:
    movl %esi, %eax
```

imull (%rdi), %eax

subl 4(%rdi), %eax

sarl \$2, %eax

addl \$2, %eax

ret

120

```
int elem_arithmetic(int nums[], int y)
   { int z = nums[_?___] * ____;
   z -= ___;
   z >>= ___?__;
return ___?__;
// nums in %rdi, y in %esi
elem arithmetic:
 movl %esi, %eax // copy y into %eax
 imull (%rdi), %eax // multiply %eax by nums[0]
 subl 4(%rdi), %eax // subtract nums[1] from %eax
 sarl $2, %eax
              // shift %eax right by 2
 addl $2, %eax
              // add 2 to %eax
 ret
```

```
int elem arithmetic(int nums[], int y)
   { int z = nums[0] * y;
   z -= nums[1];
   z >>= 2;
   return z + 2;
}
// nums in %rdi, y in %esi
elem arithmetic:
 movl %esi, %eax // copy y into %eax
 imull (%rdi), %eax // multiply %eax by nums[0]
 subl 4(%rdi), %eax // subtract nums[1] from %eax
              // shift %eax right by 2
 sarl $2, %eax
 addl $2, %eax
                      // add 2 to %eax
 ret
```

func:

```
movq %rdi, %rax
leaq 1(%rdi), %rcx
movq %rcx, (%rsi)
cqto
idivq %rcx
movq %rdx, %rax
ret
```

```
long func(long x, long *ptr) {
    *ptr = __?__ + 1;
    long result = x % __?__;
    return __?__;
}
// x in %rdi, ptr in %rsi
func:
    movq %rdi, %rax // copy x into %rax
    leaq 1(%rdi), %rcx // put x + 1 into %rcx
    movq %rcx, (%rsi) // copy %rcx into *ptr
    cqto // sign-extend x into %rdx
    idivq %rcx // calculate x / (x + 1)
    movq %rdx, %rax // copy the remainder into %rax
```

ret

```
long func(long x, long *ptr) {
    *ptr = x + 1;
   long result = x % *ptr; // or x +
   1
   return result;
// x in %rdi, ptr in %rsi
func:
 movq %rdi, %rax // copy x into %rax
 leaq 1(%rdi), %rcx // put x + 1 into %rcx
 movq %rcx, (%rsi)
                        // copy %rcx into *ptr
                        // sign-extend x into %rdx
 cqto
                    // calculate x / (x + 1)
 idivq %rcx
                        // copy the remainder into %rax
 movq %rdx, %rax
```

ret

Side Note: Old GCC Output

```
long func(long x, long *ptr) {
   *ptr = x + 1;
   long result = x % *ptr; // or x +
   1
   return result;
// x in %rdi, ptr in %rsi
func:
 leaq 1(%rdi), %rcx // put x + 1 into %rcx
 movq %rcx, (%rsi) // copy %rcx into *ptr
                        // copy x into %rax
 movq %rdi, %rax
                        // sign-extend x into %rdx
 cqto
 idivq %rcx
                  // calculate x / (x + 1)
 movq %rdx, %rax
                        // copy the remainder into %rax
 ret
```

References and Advanced Reading

- References:
 - Stanford guide to x86-64: <u>https://web.stanford.edu/class/cs107/guide/</u> x86-64.html
 - CS107 one-page of x86-64: <u>https://web.stanford.edu/class/cs107/resources/</u> onepage_x86-64.pdf
 - gdbtui: <u>https://beej.us/guide/bggdb/</u>
 - More gdbtui: <u>https://sourceware.org/gdb/onlinedocs/gdb/TUI.html</u>
 - Compiler explorer: <u>https://gcc.godbolt.org</u>
- Advanced Reading:
 - x86-64 Intel Software Developer manual: <u>https://software.intel.com/sites/</u> <u>default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf</u>
 - history of x86 instructions: <u>https://en.wikipedia.org/wiki/</u> X86 instruction listings
 - x86-64 Wikipedia: <u>https://en.wikipedia.org/wiki/X86-64</u>