

## Review Session 5

Fri. Feb 16, 2:15 pm – 3:05 pm  
Thornton 102

### 1. Agenda

- Announcements
- Homework hints
- Memory hierarchy
- Cache access example

1

### 2. Announcements

- Homework 3, due Tuesday, February 20.
- The Z drive problem with lab pc accounts fixed.
- You may pick up your quizzes from Teresa Lynn's office at Gates 310.
- Verify that your quiz grade on eclass is entered correctly.
- Check for any clerical mistakes. Regrades are entertained. Please follow the guideline as given on the class website under quizzes.

2

### 3. Homework hints

#### Problem 1:

- a) Consider all dependencies, not only data hazards.
- b) No forwarding means the result of an instruction is available only after the write back stage.
- Hints for drawing pipeline timing diagram:

```
instr1 F D X M W
lw      F D X M W
add     F D - X M W
lw      F - D X M W
add     F D - X M W
instr6   F - D X M W
```

Since the same hardware cannot be used for 2 different instructions at any time, the same letter cannot appear more than one in each column.

3

How to insert bubbles correctly? Bubbles are actually this:

```
instr1      F D X M W
add         F D D X M W
lw          F F D X M W
instr4      F D X M W
```

But you should not draw them as

```
instr1      F D X M W
add         F - D X M W
lw          F D X M W
instr4      F D X M W
```

WRONG!

Once a bubble appears, everything beneath it should be a bubble.

4

**Problem 2:**

- a) 2 instruction fetch stages F1 and F2, 2 memory access stages M1 and M2. F1 and F2 can stagger in time, so can M1 and M2 but no data can be retrieved until after M2.
- Discuss impact on number of instruction scheduling and forwarding logic.
- b) Consider branch prediction and how more stages affect the mispredict penalty.

**Problem 3:**

- Assume PC = 100 just before the positive clock edge.
- Assume the sub instruction was already in the IF stage before the clock edge.

- Use this table:

<i>Stage</i>	<i>Field</i>	<i>Width</i>	<i>Value (hex)</i>	<i>Value (dec)</i>
<b>IF/ID</b>	<i>PC + 4</i>	32		
	<i>Instruction</i>	32		
<b>ID/EX</b>	<i>PC + 4</i>	32		
	<i>Read Data 1</i>	32		
	<i>Read Data 2</i>	32		
	<i>Immediate</i>	32		
	<i>Load Destination</i>	5		
	<i>Register Destination</i>	5		
<b>EX/MEM</b>	<i>Branch Target</i>	32		
	<i>ALU Result</i>	32		
	<i>Zero</i>	1		
	<i>Store Data</i>	32		
	<i>Destination Register</i>	5		
<b>MEM/WB</b>	<i>Memory Data</i>	32		
	<i>ALU Result</i>	32		
	<i>Destination Register</i>	5		

Problem 4:

- **lw** followed by **sw**

lw	F	D	X	M	W	
sw	F	D	X	-	M	W

- Syntax for expressing forwarding and stalling logic:

```
if (MEM/WB.MemRead) and (EX/MEM.MemWrite) and ... etc.  
    fwd = 1  
else  
    fwd = 0
```

- Draw diagram showing additional functional blocks e.g. mux.

7

Problem 5:

- b) The **lw** instruction involves activity in all 5 pipeline stages. With zero offset addressing, think about which of these 5 stages will no longer be active within a single instruction, could one then change the number of pipeline stages?
- c) Note that the new CPI for **lw** is 1.5 without stalling. Given the fraction of **lw** followed by dependent ALU instructions, how do you calculate the CPI of **lw** in the normal 5 stage pipeline MIPS incorporating the effect of stalling?
- c) Adjust the number of instructions due to 0-base addressing mode and renormalize to obtain the new instruction mix.

8

Problem 6:

- In case of misses, indicate what kind it is.
- Note the difference between “16 one-word blocks” and “16 words now arranged with a two-word block size”.
- In cases of 2-word blocks, both of the cache blocks are filled when anyone of them is read from main memory.
- NB: a cold miss does **not** mean that the cache location where the data is going to be stored is being occupied for the very first time. A cold miss **does** mean the data being sought by the current memory reference has never been

9


- referenced previously, therefore it cannot possibly be in the cache and thus we have to go to the next level in the memory hierarchy. A cold miss has nothing to do with whether or not the cache location where the retrieved data will be stored was already occupied by other data.
- Simple example: memory reference = { 1, 5, 11, 4, 27 }

	Tag	Data
0		
1		Mem[1]
2		
3		
4		
5		
6		
7		

## 4. Memory hierarchy

Need memory that is both fast and large, but fast is expensive and large is slow - tradeoff between cost and speed. What do we do?  
 Solution: use a hierarchy of memories.

- Small, fast, expensive caches near the processor
- Large, slow, and cheap memory further away feeding the faster memories
- We can do this via exploiting spatial and temporal localities in programs



11

Cache summary:

- Direct mapped cache, full associative cache, set associative cache
- Tag, valid, index and offset bits – depends on cache and block sizes.
- Write/update policy.

Cache write: what happens when there is a miss?

Write through:

- Pick replacement.
- Fetch block.
- Write to cache.
- Write to main/next level memory – write buffer.

Write back:

- Pick replacement.
- Write back.
- Fetch block.
- Write to cache.

- Address mapping, hits, compulsory and conflict misses.


12

## 5. Cache access examples

### Write through example


Assume: block size of 2 words, direct mapped cache.

Step 1: CPU wants to write  $\blacklozenge$  to 1<sup>st</sup> word of block at address 6.




13

Step 2: Pick replacement in cache, direct mapped  $\rightarrow$  replace 2 in cache.




14


Wrong step 3: Simply overwrite the existing 1<sup>st</sup> word of block 2.




Step 3: Fetch block 6 from main memory.



Step 4: Write to cache.




Step 5: Write to main memory.



## Write back example


Assume: block size of 2 words, direct mapped cache.

Step 1: CPU wants to write  $\blacklozenge$  to 1<sup>st</sup> word of block at address 6.




19

Step 2: Pick replacement in cache, direct mapped  $\rightarrow$  replace 2 in cache.




20


Step 3: Write back.



Step 4: Fetch block from memory.



Step 5: Write to cache.



Steps	Write through				Write back	
	Write allocate		No write allocate		Write allocate	
	fetch on miss	no fetch on miss	<u>write around</u>	write invalidate	<u>fetch on miss</u>	no fetch on miss
1	pick replacement	pick replacement			pick replacement	pick replacement
2				invalidate tag	[write back]	[write back]
3	fetch block				fetch block	
4	write cache	write partial cache			write cache	write partial cache
5	write memory	write memory	write memory	write memory		