CS 107
Lecture 16:
Assembly Part II

Wed., February 14th, 2024

Computer Systems
Winter 2024
Stanford University
Computer Science Department

Reading: Course Reader: x86-64 Assembly
Language, Textbook: Chapter 3.1-3.4

Lecturer: Chris Gregg
Today's Topics

- Logistics
- Reading: Course Reader: x86-64 Assembly Language; Textbook, Chapter 3.1-3.4
- Programs from class: /afs(ir/class/cs107/samples/lect16
- PDF handout in class: https://web.stanford.edu/class/cs107/lectures/15/asm-intro.pdf
- Introduction to x86 Assembly Language
  - Overview of assembly code and the weirdness of x86 (primarily historical)
    - First example: HelloWorld, gcc -S, gdbtui
    - Second Example: Looper
  - Registers
  - Data formats
  - Addressing Modes
  - The mov instruction
  - Access to variables of various types
```c
#include<stdio.h>
#include<stdlib.h>

void count_from_offset(int offset)
{
    for (int i=0; i < 10; i++) {
        printf("Count: %d\n", i+offset);
    }
}

int main()
{
    count_from_offset(5);
    return 0;
}

https://godbolt.org/z/WG8Ye4ofs
```
**Practice with Operand Forms**

Assume the following values are stored at the indicated memory addresses and registers:

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x100</td>
<td>0xFF</td>
<td>%rax</td>
<td>0x100</td>
</tr>
<tr>
<td>0x104</td>
<td>0xAB</td>
<td>%rcx</td>
<td>0x1</td>
</tr>
<tr>
<td>0x108</td>
<td>0x13</td>
<td>%rdx</td>
<td>0x3</td>
</tr>
<tr>
<td>0x10C</td>
<td>0x11</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fill in the table to the right showing the values for the indicated operands.

<table>
<thead>
<tr>
<th>Operand</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rax</td>
<td></td>
</tr>
<tr>
<td>0x104</td>
<td></td>
</tr>
<tr>
<td>$0x108</td>
<td></td>
</tr>
<tr>
<td>(%rax)</td>
<td></td>
</tr>
<tr>
<td>4(%rax)</td>
<td></td>
</tr>
<tr>
<td>9(%rax,%rdx)</td>
<td></td>
</tr>
<tr>
<td>260(%rcx,%rdx)</td>
<td></td>
</tr>
<tr>
<td>0xFC(,%rcx,4)</td>
<td></td>
</tr>
<tr>
<td>(%rax,%rdx,4)</td>
<td></td>
</tr>
</tbody>
</table>

Reminder:

**Most general form:** \(Imm(r_b,r_i,s)\)

\[Imm + R[r_b] + R[r_i] * s\]

Also: \(260d = 0x104\)
Practice with Operand Forms

Assume the following values are stored at the indicated memory addresses and registers:

<table>
<thead>
<tr>
<th>Address</th>
<th>Value</th>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x100</td>
<td>0xFF</td>
<td>%rax</td>
<td>0x100</td>
</tr>
<tr>
<td>0x104</td>
<td>0xAB</td>
<td>%rcx</td>
<td>0x1</td>
</tr>
<tr>
<td>0x108</td>
<td>0x13</td>
<td>%rdx</td>
<td>0x3</td>
</tr>
<tr>
<td>0x10C</td>
<td>0x11</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fill in the table to the right showing the values for the indicated operands.

Reminder:

**Most general form**: \( lmm(r_b, r_i, s) \)

\[ lmm + R[r_b] + R[r_i] \times s \]

Also: \( 260d = 0x104 \)
Data Movement Instructions

• Copying data from location to another is one of the most common instructions in assembly code.
• The x86 processors have a "Complex Instruction Set Architecture" (CISC), as opposed to some other processors—like the ARM that is most likely in your phone—called "Reduced Instruction Set Architecture" (RISC). The many ways to copy data is a hallmark of a CISC processor.
• We will discuss many different types of data movement instructions, starting with the `mov` instruction. The simple data movement instructions are as follows:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Effect</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>mov</code></td>
<td>$S, D$</td>
<td>$D \leftarrow S$</td>
</tr>
<tr>
<td><code>movb</code></td>
<td></td>
<td>Move byte</td>
</tr>
<tr>
<td><code>movw</code></td>
<td></td>
<td>Move word</td>
</tr>
<tr>
<td><code>movl</code></td>
<td></td>
<td>Move double word</td>
</tr>
<tr>
<td><code>movq</code></td>
<td></td>
<td>Move quad word</td>
</tr>
<tr>
<td><code>movabsq</code></td>
<td>$I, R$</td>
<td>$R \leftarrow I$</td>
</tr>
</tbody>
</table>
The `mov` instruction has a source and a destination, but only one can potentially be a memory location (you need two instructions to copy from memory to memory: first copy to a register from memory, then copy to memory from the register).

For most cases, the `mov` instruction only updates the specific register bytes or memory locations indicated by the destination operand.

The exception is for the `movl` instruction: if it has a register as a destination, it will also set the high order 4 bytes of the register to 0.

Examples:

1. `movl $0x4050,%eax` Immediate–Register, 4 bytes
2. `movw %bp,%sp` Register–Register, 2 bytes
3. `movb (%rdi,%rcx),%al` Memory–Register, 1 byte
4. `movb $-17,(%rsp)` Immediate–Memory, 1 byte
5. `movq %rax,-12(%rbp)` Register–Memory, 8 bytes
• The **movabsq** instruction is used when a 64-bit immediate (constant) value is needed in a register. The regular **movq** instruction can only take a 32-bit immediate value (because of the way the instruction is represented in memory).
• The **movabsq** instruction can have a 64-bit immediate as a source, and only a register as a destination.
• Example:

```
movabsq $0x0011223344556677, %rax
```
movz and movs

- There are two **mov** instructions that can be used to copy a smaller source to a larger destination: **movz** and **movs**.
- **movz** fills the remaining bytes with zeros.
- **movs** fills the remaining bytes by sign-extending the most significant bit in the source.
- The source must be from memory or a register, and the destination is a register.
- There are six ways to move a 1- or 2-byte size to a 2-, 4- or 8-byte size, for each case:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Effect</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVZ</td>
<td>S, R</td>
<td>R ← ZeroExtend(S)</td>
</tr>
<tr>
<td>movzbw</td>
<td></td>
<td>Move zero-extended byte to word</td>
</tr>
<tr>
<td>movzbl</td>
<td></td>
<td>Move zero-extended byte to double word</td>
</tr>
<tr>
<td>movzw1</td>
<td></td>
<td>Move zero-extended word to double word</td>
</tr>
<tr>
<td>movzwbq</td>
<td></td>
<td>Move zero-extended byte to quad word</td>
</tr>
<tr>
<td>movzwq</td>
<td></td>
<td>Move zero-extended word to quad word</td>
</tr>
</tbody>
</table>

- There isn't a 4-byte source to 8-byte destination, as it is already covered by the **mov1** instruction with a register destination, which always populates the upper 4 bytes with 0s.
movz and movs

- **movs** fills the remaining bytes by sign-extending the most significant bit in the source.
- There is also a **cltq** instruction, which is a more compact encoding of

\[
\text{movslq } \%eax,\%rax
\]

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Effect</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>movz</strong></td>
<td>(S, R)</td>
<td>(R \leftarrow \text{SignExtend}(S))</td>
</tr>
<tr>
<td>movsbw</td>
<td></td>
<td>Move sign-extended byte to word</td>
</tr>
<tr>
<td>movsbl</td>
<td></td>
<td>Move sign-extended byte to double word</td>
</tr>
<tr>
<td>movswl</td>
<td></td>
<td>Move sign-extended word to double word</td>
</tr>
<tr>
<td>movsbq</td>
<td></td>
<td>Move sign-extended byte to quad word</td>
</tr>
<tr>
<td>movswq</td>
<td></td>
<td>Move sign-extended word to quad word</td>
</tr>
<tr>
<td>movslq</td>
<td></td>
<td>Move sign-extended double word to quad word</td>
</tr>
<tr>
<td><strong>cltq</strong></td>
<td>(%rax)</td>
<td>(%eax \leftarrow \text{SignExtend}(%eax))</td>
</tr>
</tbody>
</table>
Practice with \texttt{mov}

- For each of the following lines of assembly language, determine the appropriate instruction suffix based on the operands (e.g., \texttt{mov} can be \texttt{movb}, \texttt{movw}, \texttt{movl}, \texttt{movq})

\begin{verbatim}
mov___ %eax, (%rsp)
mov___ (%rax), %dx
mov___ $0xFF, %bl
mov___ (%rsp,%rdx,4), %dl
mov___ (%rdx), %rax
mov___ %dx, (%rax)
\end{verbatim}
For each of the following lines of assembly language, determine the appropriate instruction suffix based on the operands (e.g., \texttt{mov} can be \texttt{movb}, \texttt{movw}, \texttt{movl}, \texttt{movq})

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{movl} %eax, (%rsp)</td>
<td>copy 4 bytes from %eax into memory at (%rsp)</td>
</tr>
<tr>
<td>\texttt{movw} (%rax), %dx</td>
<td>copy 2 bytes from memory at (%rax) to %dx</td>
</tr>
<tr>
<td>\texttt{movb} $0xFF, %bl</td>
<td>set %bl to hold the 1-byte value $0xFF</td>
</tr>
<tr>
<td>\texttt{movb} (%rsp,%rdx,4), %dl</td>
<td>copy 1 byte from memory at (%rsp + 4*%rdx) to %dl</td>
</tr>
<tr>
<td>\texttt{movq} (%rdx), %rax</td>
<td>copy 8 bytes from memory at (%rdx) to %rax</td>
</tr>
<tr>
<td>\texttt{movw} %dx, (%rax)</td>
<td>copy 2 bytes from %dx to memory at (%rax)</td>
</tr>
</tbody>
</table>
Practice with **mov**

- Each of the following lines of code generate an error message if we use the assembler.

```assembly
movl %rax, (%rsp)
movw (%rax),4(%rsp)
movb %al, %sl
movq %rax,$0x123
movl %eax,%dx
movb %si, 8(%rbp)
```
Practice with **mov**

- Each of the following lines of code generate an error message if we use the assembler.

  - `movl %rax, (%rsp)`  
    Mismatch between instruction suffix and register ID

  - `movw (%rax), 4(%rsp)`  
    Cannot have both source and destination be memory registers

  - `movb %al, %sl`  
    No register named `%sl`

  - `movq %rax, $0x123`  
    Cannot have immediate destination

  - `movl %eax, %dx`  
    Destination operand incorrect size

  - `movb %si, 8(%rbp)`  
    Mismatch between instruction suffix and register ID (%si is a word)

- The good news: you won't be *writing* any assembly
```c
#include <stdio.h>
#include <stdlib.h>

long exchange(long *xp, long y)
{
    long x = *xp;
    *xp = y;
    return x;
}

int main()
{
    long x = 1000;
    long y = 42;

    printf("Before exchange: x:%lu, y:%lu\n", x, y);
    y = exchange(&x, y);
    printf("After exchange: x:%lu, y:%lu\n", x, y);
    return 0;
}
```

Compile line:
```
gcc -g -Og -std=gnu99 -Wall $warnflags exchange.c -o exchange
```
```c
#include<stdio.h>
#include<stdlib.h>

void count_from_offset(int offset)
{
    for (int i=0; i < 10; i++) {
        printf("Count: %d\n", i+offset);
    }
}

int main()
{
    count_from_offset(5);
    return 0;
}
```

Slightly different compile line:
gcc -g -Og -std=gnu99 -Wall $warnflags looper.c -o looper

Compiler Explorer:
https://gcc.godbolt.org

Use compiler:
x86-64 gcc 9.3

Flags:
-g -Og -std=gnu99

uncheck Intel asm syntax in settings
The `lea` instruction

- The `lea` instruction is related to the `mov` instruction. It has the form of an instruction that reads from memory to a register, but it does not reference memory at all.
- Its first operand appears to be a memory reference, but instead of reading from the designated location, the instruction copies the effective address to the destination.
- You can think of it as the "&" operator in C — it retrieves the address of a memory location:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Effect</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>leaq S,D</code></td>
<td>$D \leftarrow &amp;S$</td>
<td>Load effective address</td>
</tr>
</tbody>
</table>

Examples: if `%rax` holds value $x$ and `%rcx` holds value $y$:

- `leaq 6(%rax), %rdx`, `%rdx` now holds $x + 6$
- `leaq (%rax,%rcx), %rdx`, `%rdx` now holds $x + y$
- `leaq (%rax,%rcx,4), %rdx`, `%rdx` now holds $x + 4y$
- `leaq 7(%rax,%rax,8), %rdx`, `%rdx` now holds $7 + 9x$
- `leaq 0xA(%rcx,4), %rdx`, `%rdx` now holds $10 + 4y$
- `leaq 9(%rax,%rcx,2), %rdx`, `%rdx` now holds $9 + x + 2y$
Pushing and Popping from the Stack

- As we have seen from stack-based memory allocation in C, the stack is an important part of our program, and assembly language has two built-in operations to use the stack.
- Just like the stack ADT, they have a last-in, first-out discipline.
- By convention, we draw stacks upside down, and the stack "grows" downward.
The push and pop operations write and read from the stack, and they also modify the stack pointer, \%rsp:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Effect</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>pushq</td>
<td>S</td>
<td>R[%rsp] ← R[%rsp]-8; M[R[%rsp]] ← S</td>
</tr>
<tr>
<td>popq</td>
<td>D</td>
<td>D ← M[R[%rsp]]; R[%rsp] ← R[%rsp]+8</td>
</tr>
</tbody>
</table>

Stack "bottom"

Stack "top"

Increasing address

0x108
Pushing and Popping from the Stack

- Example:

<table>
<thead>
<tr>
<th>Initially</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>%rax</td>
<td>0x123</td>
</tr>
<tr>
<td>%rdx</td>
<td>0</td>
</tr>
<tr>
<td>%rsp</td>
<td>0x108</td>
</tr>
</tbody>
</table>

Increasing address.

Stack "bottom"

Stack "top"
Pushing and Popping from the Stack

- Example:

<table>
<thead>
<tr>
<th>Initially</th>
<th>pushq %rax</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rax 0x123</td>
<td>%rax 0x123</td>
</tr>
<tr>
<td>%rdx 0</td>
<td>%rdx 0</td>
</tr>
<tr>
<td>%rsp 0x108</td>
<td>%rsp 0x100</td>
</tr>
</tbody>
</table>

Stack "bottom"

Stack "top"

Increasing address:

0x108

21
Pushing and Popping from the Stack

• Example:

<table>
<thead>
<tr>
<th>Initially</th>
<th>pushq %rax</th>
<th>popq %rdx</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rax</td>
<td>0x123</td>
<td>%rax</td>
</tr>
<tr>
<td>%rdx</td>
<td>0</td>
<td>%rdx</td>
</tr>
<tr>
<td>%rsp</td>
<td>0x108</td>
<td>%rsp</td>
</tr>
</tbody>
</table>

Stack "bottom"

Increasing address

Stack "top"

Increasing address

Increasing address
Pushing and Popping from the Stack

• As you can tell, pushing a quad word onto the stack involves first decrementing the stack pointer by 8, and then writing the value at the new top-of-stack address.

• Therefore, the behavior of the instruction `pushq %rbp` is equivalent to the pair of instructions:
  
  ```
  subq $8, %rsp  (subq is a subtraction, and this decrements the stack pointer)
  movq $rbp,(%rsp) (Store %rbp on the stack)
  ```

• The behavior of the instruction `popq %rax` is equivalent to the pair of instructions:

  ```
  movq (%rsp), %rax (Read %rax from the stack)
  addq $8,%rsp (Increment the stack pointer)
  ```
References and Advanced Reading

• References:
  • Stanford guide to x86-64: https://web.stanford.edu/class/cs107/guide/x86-64.html
  • CS107 one-page of x86-64: https://web.stanford.edu/class/cs107/resources/onepage_x86-64.pdf
  • gdbtui: https://beej.us/guide/bggdb/
  • More gdbtui: https://sourceware.org/gdb/onlinedocs/gdb/TUI.html
  • Compiler explorer: https://gcc.godbolt.org

• Advanced Reading:
  • history of x86 instructions: https://en.wikipedia.org/wiki/X86_instruction_listings
  • x86-64 Wikipedia: https://en.wikipedia.org/wiki/X86-64
Extra Slides
The aside on page 184 of the textbook is interesting: you should understand how data movement changes the destination register:

**Aside** Understanding how data movement changes a destination register

As described, there are two different conventions regarding whether and how data movement instructions modify the upper bytes of a destination register. This distinction is illustrated by the following code sequence:

```
1  movabsq $0x0011223344556677, %rax
2  movb  $-1, %al
3  movw  $-1, %ax
4  movl  $-1, %eax
5  movq  $-1, %rax
```

In the following discussion, we use hexadecimal notation. In the example, the instruction on line 1 initializes register %rax to the pattern 0011223344556677. The remaining instructions have immediate value −1 as their source values. Recall that the hexadecimal representation of −1 is of the form FF...FF, where the number of F’s is twice the number of bytes in the representation. The movb instruction (line 2) therefore sets the low-order byte of %rax to FF, while the movw instruction (line 3) sets the low-order 2 bytes to FFFF, with the remaining bytes unchanged. The movl instruction (line 4) sets the low-order 4 bytes to FFFFFFFF, but it also sets the high-order 4 bytes to 00000000. Finally, the movq instruction (line 5) sets the complete register to FFFFFFFF00000000.