





Synchronization: Why care?

- Digital Abstraction depends on all signals in a system having a valid logic state
- Therefore, Digital Abstraction depends on reliable synchronization of external events













Synchronizer Requirements


- Synchronizers must be designed to reduce the chances system failure due to metastability
- Synchronizer requirements
 - Reliable [high MTBF]
 - Low latency [works as quickly as possible]
 - Low power/area impact






















Alternate Handshaking Scheme


- Previous example is known as 4-phase handshaking
- 2-phase (or edge based) handshaking is also suitable
 - Sender outputs data and THEN changes state of REQ, will not change state of REQ again until after ACK changes state.
 - Receiver latches data. Once receiver is ready for more it changes state of ACK.
- 2-phase requires one bit of state be kept on each side of transaction. Used when FFs are inexpensive and reliable reset is available.

High Bandwidth solutions

- Handshaking works great, but reduces bandwidth at the clock crossing interface because each piece of data has many cycles of series handshaking.
- Correctly designed FIFOs can increase bandwidth across the interface and still maintain reliable communication







FIFO pointers and flow control


- Generation of FULL and EMPTY signals.
 - FIFO is FULL when write pointer catches read pointer


always @(posedge clk1)
FULL <= (WR_PNTR == RD_PNTR) && ((OLD_WR_PNTR + 1 == RD_PNTR) || FULL)


FIFO is empty when read pointer catches write pointer


always @(posedge clk2) EMPTY <= (WR_PNTR == RD_PNTR) && ((OLD_RD_PNTR + 1 == WR_PNTR) || EMPTY)


- Write pointer and read pointer must never pass each other.
 - Write passing read overwrites unread data
 - Read passing write re-reads invalid data














Pointer math pitfall

- When our pointer synchronizer goes metastable our new pointer value may not be updated until one cycle later.
- We need to be conservative when generating FULL and EMPTY signals to reflect this.
 - Typically FULL = 1 when WRITE catches READ.
 We need FULL = 1 when WRITE catches READ-1.
 - Typically EMPTY = 1 when READ catches WRITE.
 We need EMPTY = 1 when READ catches WRITE-1.







Words to the wise

- Be wary of synchronizer schemes designed by others
 - Synopsys Designware DW04_sync multi-bit synchronizer DOES NOT WORK as a synchronizer
 - Synthesizers might use dynamic FFs as synchronizers – they don't know the difference.
 - Auto-placement tools must be told to place synchronizer FF pairs close together

BE PARANOID

Conclusions

- Synchronizers are important. Synchronization failure is deadly and difficult to debug
- Synchronization requires careful design. Most CAD and logic tools CANNOT catch bad synchronizer designs.
- Design of synchronizer depends on performance level needed. Basic synchronizer of back-to-back FFs is the core design all others are based on.