

A Fast 3-D Modeling Approach to Electrical Parameters Extraction of Bonding Wires for RF Circuits

Xiaoning Qi, Student Member, IEEE, C. Patrick Yue, Member, IEEE, Torkel Arnborg, Senior Member, IEEE, Hyongsook T. Soh, Member, IEEE, Hiroyuki Sakai, Member, IEEE, Zhiping Yu, Senior Member, IEEE, and Robert W. Dutton, Fellow, IEEE

Abstract—Bonding wires are extensively used in integrated circuit (IC) packaging and circuit design in RF applications. An approach to fast three-dimensional (3-D) modeling of the geometry for bonding wires in RF circuits and packages is demonstrated. The geometry can readily be used to extract electrical parameters such as inductance and capacitance. An equivalent circuit is presented to model the frequency response of bonding wires. To verify simulation accuracy, test structures have been made and measured. Excellent agreement between simulated and measured data is achieved for frequencies up to 10 GHz. The model is well suited for the design and analysis of circuits for cellular phone communication (i.e., order 2 GHz) and future wireless communication (i.e., order 5 GHz).

Index Terms—Geometric modeling, IC packaging, integrated circuit modeling, RF circuit, semiconductor device bonding.

I. INTRODUCTION

BECAUSE of growing concerns in high frequency design, consideration of parasitic effects for the bonding wires is essential in integrated circuit (IC) packaging of radio frequency (RF) and deep submicron high speed very large scale integrated (VLSI) circuits. As the frequency moves above several GHz, the parasitics caused by bonding wires, mainly inductance and capacitance, can no longer be ignored and require careful modeling. To predict the performance of packaged RF power devices, a compact model, including bonding wires, is desirable for circuit simulation. Bonding wires are sometimes also used in matching networks in RF ICs. Typically, to achieve good matching, adjustment of the bonding wires is required through empirical effort, with little or no help from simulation. Moreover, bonding wires are used in implementing high quality factor (Q) inductors as part of functional design of tuning networks in RF circuits, via a vis on-chip spiral inductors. Therefore, for these applications, it is necessary that the electrical parameters of bonding wires be correctly extracted and their electrical performance be modeled accurately.

In order to model package parasitics, simulation of the intrinsic device is compared to the measured S-parameters of a packaged device [1]. This modeling approach relies on the accuracy of the intrinsic device model and requires measurement for individual devices. For complex 3-D geometries, a new physical method is needed to link extraction and the modeling process. A method based on bonding wire geometries has been previously reported in [2]. However, it involves manual measurement of the wire length; the shape (curvature) of the wires has not been sufficiently considered. Analytical formulae for straight wires are used to estimate the inductance. Since manual measurement is prone and 3-D geometry information is not captured, accuracy of this approach is limited. In [3] analytical formulae are used to calculate the bonding wire’s self and mutual inductance. But these equations were derived only for one specific geometry, shape or curvature of the wires—the methodology is not suited to generalized bonding wire configurations. For general 3-D geometries, automation would be preferred.

As circuits become more complex, the package and bonding wires become more complex as well. Fig. 1 shows an SEM photo of an RF power transistor; complicated geometry of the package must be taken into account. Capture of sufficient bonding wire information depends on accuracy and automation of the 3-D geometry modeling process. In this paper, a fast 3-D modeling approach is presented, which extracts the geometry from SEM photos, ultimately leading to extraction of electrical parameters. The input files for the field solvers, such as FASTHENRY [4] and FASTCAP [5], can be automatically generated based on this geometry. Electrical parameters (inductance, resistance and capacitance) and equivalent circuits are then obtained for circuit analysis. A carefully designed test structure has been fabricated and measured. The simulation results show excellent agreement with the measured data. The software is written in the Java programming language, offering potential use in remote and distributed design environments.

The paper is organized as follows. In Section II, a new geometry modeling method is introduced. In Section III, the design of test structures is detailed along with a simple equivalent circuit for the bonding wires. In Section IV, the simulation and measurement results for the test structures are compared and finally conclusions are summarized in Section V.
II. A Novel Geometry Extraction Method

Physically-based simulation of interconnects is possible only when detailed knowledge of 3-D geometry is available. In many cases the structures can be defined from planes parallel to the coordinate planes. Solid modeling tools have become popular in defining such geometries. The most common way of geometry capturing is based on projections of 2D objects from respective coordinate planes (xy, yz, and xz). If an object’s projections to the coordinate planes are known, a 3-D geometry of the object can be constructed. This makes it possible to construct 3-D geometries, using conventional mechanical engineering drawing methodology.

To obtain the geometry of the wires, a new extraction method is developed. Even though shape can be controlled by the bonding machines with high accuracy (and reproducibility), it is difficult to predict the shape of bonding wires in advance. SEM photos have a large depth of focus and are used to capture the shape of wires. Complete 3-D information can be obtained from several photos with known viewing locations and angles. In practice, however, it is sufficient to use a single properly positioned photo and to make the extraction unique by adding limited assumptions about the geometry. Since SEM photos are portable, using electronic transport formats, this geometry modeling method can be exploited in modeling a variety of wire shapes as long as we have the SEM photos.

A program has been written that can display the SEM photo, including the definition of a reference coordinate system. A simplified drawing is superimposed on the photo interactively, and by moving the cursor on the screen the necessary depth information is captured which emulates 3-D movements and allows construction of the 3-D geometry.

The 3-D space and objects are described in a world coordinate system and a user-defined reference coordinate system. The reference coordinate system can be considered as a result of two sequential rotations of the world coordinate system. The relationship between the two systems is described using transformation (rotation) matrices and one scaling matrix. The 3-D space is described in the world coordinate system (x, y, z). On the screen, it is assumed that the x axis is always pointing to right, the y axis is always upright and the z axis points toward the user. The objects (bonding wires) are described in a user-defined reference system (x’, y’, z’). Fig. 2(a) shows the aligned world and reference coordinate systems. By assuming that the z’ axis projection on screen—the xy plane—is always parallel with the y axis (i.e., upright on screen), we do not have rotation around the y axis. To transform the xyz system to the x’y’z’ system, we only need to first rotate the xyz system around the x axis and secondly, rotate around the new resulting z’ axis. The rotation around x and the new z’ axis are plotted in Fig. 2(b) and (c) and the corresponding matrices can be obtained [6].

Users define the reference system by actually specifying the x’ and y’ axes projections on the screen in the xy plane. This is usually done by putting the origin on the corner of a device and creating two projections along two selected edges of the device. As soon as the projections are drawn, the angle, \( \alpha \), between the x axis and the projection of x’, and the angle, \( \beta \), between the x axis and projection of y’ are known [see Fig. 2(d)]. The two rotation matrices can be used to derive the relationships between \( \phi_x \), \( \phi_y \), \( \alpha \) and \( \beta \) based on the fact that (A) the x axis rotation yields the y’ axis, the y axis rotation determines the y’ axis, and (B) the x’ and y’ axes can be represented by their projections on the xy plane

\[
\tan \alpha = \frac{q_x}{q_y} \quad (1)
\]
\[
\tan \beta = \frac{r_x}{r_y} \quad (2)
\]

where \( q_x \) and \( q_y \) are the two scalars representing the x’ axis projection on the screen (xy plane)—in other words, vector...
\[ \mathbf{u} = q_x \mathbf{x} + q_y \mathbf{y} \]. Likewise, \( r_x \) and \( r_y \) are the components that represent the \( z' \) axis projection on the screen (\( 2\pi y \) plane). Vector \[ \mathbf{v} = r_x \mathbf{x} + r_y \mathbf{y} . \]

With limited assumptions, once we define the \( z'/y' \) projections on the screen, a reference system is established which in turn defines its transformations with the world coordinate system. Whatever we draw on the screen can be converted to this system through two rotation matrices.

Programmed in Java, the tool can be run across a network (or internet) using a Virtual Java Machine (VJM) available in Netscape and Internet Explorer on most computer systems. The program automatically creates input files for the 3-D electromagnetic simulators such as FASTHENRY [4] and FASTCAP [5] to extract the electrical parameters for the structure. Fig. 1 shows the user interface of the software used to capture 3-D geometry, and the extracted drawing is shown in Fig. 3. The axes of the reference system can be seen at the corner of the capacitor’s plate. Users can easily choose functions from the menu shown below the SEM photo (i.e., Fig. 1).

To check the accuracy of the geometry modeling method, SEM photos are taken from different view angles (e.g., 180° rotation). Geometries are extracted from one SEM photo. If the extracted geometries are rotated 180°, to fit another SEM photo taken after 180° rotation, the extracted geometries fit the second SEM photo reasonably well as shown in Fig. 4. The primary error comes from neglecting the perspective factor which is usually small. The comparisons of the measurement and simulation of test structures in Section IV further confirm the accuracy of the geometry extraction. One limit of this method could be the fact that geometry distortion will occur if the SEM photo is taken from an improper viewing angle.

III. DESIGN OF TEST STRUCTURE AND MODEL PARAMETER EXTRACTION

A. Test Structures and Measurement

The accurate measurement of bonding wires for an entire RF circuit is difficult. Parasitics of the chip and coupling from other parts of the circuit are problematic, especially at high frequencies (GHz). To verify the accuracy of the modeling approach, test structures have been designed, targeted to enhance measurements accuracy. Two SEM photos of three test structures.
are shown in Figs. 5 and 6, which are referred as stra21 (two straight wires, each being 1 mm long) and curv31 (three curved wires, each being approximately 1 mm long), respectively. The other is curv22 (two curved wires, each being approximately 2 mm long). The bonding wires are made of 99.99% gold with a diameter of 0.7 mil (17.78 μm).

On-wafer testing was performed with a HP8720B Network Analyzer and Cascade Microtech coplanar ground-signal-ground (GSG) probes. The measurement setup is calibrated using the Cascade Impedance Standard Substrate (ISS). The shunt parasitics of the test structure were de-embedded using open calibration structures fabricated next to the device under test (DUT) [8]–[10]. An equivalent circuit for the two-port measurement set-up is shown in Fig. 7. Since the ground paths for return current appears in series with the DUT, the parasitic inductance and resistance of these ground paths should be made insignificant compared to the DUT impedance. Since the on-chip aluminum interconnect is much more resistive than the gold wire, the bonding wire’s resistance will be totally masked by the ground path resistance. To overcome this problem, the return path is implemented using bonding wires as well in the test structures. As a result, the parasitics due to the return interconnect to the ground pad is completely avoided. During these measurements, the backside of the silicon substrate was grounded through the testing chuck. Furthermore, the parasitics of the probe pads were de-embedded using open dummy structures.

B. Equivalent Circuit for the Bonding Wires

Input to the field solvers (i.e., FASTHENRY and FASTCAP) can be generated automatically based on the constructed geometries. Self and mutual inductances and resistances of the bonding wires are then extracted using FASTHENRY. To accurately model the skin effect, the resistance is calculated considering the frequency dependence. A similar dependence is used for the inductance. It is generally assumed that parasitic capacitance is negligible for bonding wires because of its small diameter. However, if bonding wires are used in higher frequency applications (above 6 GHz), the capacitance of the bonding wires to the substrate and the mutual capacitances of bonding wires must be considered for accurate modeling.
Meshed input to FASTCAP is also supported and can be used to generate capacitance models as needed.

In addition, in order to compare the simulation results and measurement data, contact impedance of the test probes and the bonding wire’s solder balls, which are frequency dependent, should be included in the model since it is extremely difficult to mask or decouple contact resistance in the measurements. The resistance of a straight bonding wire can be estimated as follows

\[ R \approx \frac{l}{2\pi \delta \sigma} \]  

where \( \delta \) is the skin depth and \( \sigma \) is the conductivity. For gold at 293 K, \( \sigma \) is 2.22 \( \mu \Omega \cdot \text{cm} \) at high frequencies [11]. \( r \) is the radius of the wire and \( l \) is its length. \( R \) is thus frequency dependent, owing to \( \delta \) where for gold [11]:

\[ \delta = \frac{0.075}{\sqrt{f}} \]  

and \( f \) is frequency. The frequency dependent contact resistance can be deduced from the measured data by subtracting the resistance as expressed in (3) at various frequencies. Regression data fitting is used to find an analytical expression for the contact resistance. For example, the contact resistance for the stra21 and curv22 test structure can be found to be

\[ R_{\text{contact}} (\Omega) = -0.0053f^3 + 0.3888f^2 - 1.4735f + 1.0816 \]  

To capture the skin effect in simulation, wires are divided into a number of filaments. Each filament’s height should be smaller than the skin depth which is 2.37 \( \mu \text{m} \) at 1 GHz and varies according to (4) for gold material. In our case, eight filaments are enough to accommodate the skin effect. More filaments entail increased computational complexity. The equivalent circuit for the entire test setup, including bonding wires, is shown in Fig. 8; the bonding wire’s inductance, resistance, capacitance and contact resistance are all considered. Input and output ports are added for completeness.

IV. COMPARISON OF SIMULATION AND MEASUREMENT RESULTS

To avoid the error induced by converting (via processing) the measurement data, \( S \)-parameters of the generated models were
computed using HP-MDS or HSPICE and then compared directly to the measured $S$-parameters. In order to compare not only the magnitudes, but also their phases, real and imaginary parts are plotted and compared. Only comparing magnitudes of the $S$-parameters can lead to unconvincing conclusions about the phase, which is an equally important parameter. Figs. 9–10 show the comparison between the simulation and measurement of $S_{11}$ of two different structures when only inductance and resistance are extracted. Since bonding wires are usually used around several GHz (where radiation is not a problem), the results are plotted up to 10 GHz. The agreement is excellent up to 5–6 GHz. From the figures, we can see that the real part of $S_{11}$ increases as frequency increases, which is related to the resistance increase at higher frequencies. The imaginary part of the measurement, which is related to the reactance part, also increases up to 6 GHz and then decreases as frequency goes higher. While this differs from simulations at higher frequencies, the capacitance of the bonding wire brings down the $S_{11}$ values. To model higher frequency bonding wires, capacitance should be taken into account. Figs. 11–13 show $S_{11}$ and $S_{12}$ comparisons of all the three structures with the bonding wire capacitances represented by the current model formulation. The agreement is then extended to 10 GHz, substantiating that parasitic capacitance plays an important role at higher frequencies. The relative simulation errors of the $S$-parameters usually are smaller than 5%.

Inductance values are also compared between simulations and measurements at a specific frequency based on the equivalent circuit which is shown in Fig. 8. $S$-parameters from measurement can be converted to $Y$ parameters and the inductance of the wire can be extracted from $Y_{11}$ of the test structure. Table I shows the inductance from the simulations and measurements at 1.1 GHz. The simulation errors are rather small (i.e., below 4%). RF designers usually use approximate analytical formulae for straight wires to estimate bonding wire inductance $L$ and
mutual inductance $M$ as shown below [7]

$$L \approx \left[ \frac{\mu_0 I}{2\pi} \right] \leq \left[ \frac{\ln \left( \frac{D}{r} \right) - 0.75}{L} \right] \quad (6)$$

$$M \approx \left[ \frac{\mu_0 I}{2\pi} \right] \leq \left[ \frac{\ln \left( \frac{D}{r} \right) - 1 + \frac{D}{L}}{L} \right] \quad (7)$$

where $\mu_0$ is the permeability in free space, $I$ the wire length, $r$ the radius of the wire, and $D$ the distance between two wires. The loop inductance of a two-wire structure can be estimated as

$$L_{\text{loop}} = L_1 + L_2 - 2M \quad (8)$$

where $L_1$ and $L_2$ are the wire’s self inductance. Results from analytical calculations for straight lines of bonding wires are also included for comparison. However, these formulae only apply for straight wires which is usually not consistent with the shape of real wires. If we use these formulae to calculate the curv22 and curv31 structures, the inductance is 3.11 nH for curv22, 1.28 nH for curv31 and the relative error is 11.0% and 17.2%, respectively.

To investigate the shape dependence of inductance, further simulations and calculations were made assuming a wire with the same radius as that of the test structures. Three shapes are considered: a $\Pi$ configuration, median curve (circle like) and straight line, all with the same length of 1.515 mm. The results are shown in Table II. It is observed that the difference between the straight wire and the two curved wires cannot be ignored. While the difference are within 18%–48%; the straight wire estimation, which circuit designers usually use, actually overestimates the inductance value and causes inaccurate modeling of the wires. The reason that curved wires have smaller inductance is due to the mutual inductance cancellation of the different segments of a single wire. The generally trend is that the larger curvature a wire has, the smaller its inductance. Self-inductance of a wire also has frequency dependence because of the skin effect. However, the resistance has little dependence on wire curvature if the wire length is fixed since the cross section of a wire does not vary with curvature. In terms of capacitance, the trend is that the more curved a wire is, the smaller capacitance it has since it has a larger distance to the substrate.

Examples of mutual inductance dependency on shape of the two wires are shown in Table III. If the length of the two wires is kept constant, the more curved wires become, the smaller the mutual inductance. This is because the mutual inductance
cancellation from different segments of the two different wires. Mutual inductance has little frequency dependency. Calculation of mutual inductance without considering wire shape overestimates the mutual inductance. The curvature (or shape) of the wires makes a difference for a wire’s self and mutual inductances, in turn supporting the need for geometry modeling of bonding wire inductance.

V. CONCLUSION

A 3-D modeling approach for characterization (and design optimization) of bonding wires is presented. Test structures have been designed, fabricated and measured. A simple compact model of bonding wires is proposed. Simulated electrical parameters show excellent agreement with measured data up to 10 GHz. The major electrical parameter of bonding wires is inductance while at higher frequencies, capacitance becomes important too. Simulation shows that the shape of bonding wires is an important factor to bonding wire inductance. The simulation methodology can be used in support of both RF device modeling and circuit simulation. It is well suited for the design and analysis of circuits for cellular phone communication (i.e., order 2 GHz) and future wireless communication (i.e., order 5 GHz).

ACKNOWLEDGMENT

The authors would like to thank B. Kleveland for his help in the measurement and Dr. C. F. Quate and Dr. S. S. Wong, Stanford University, for their encouragement.

REFERENCES


C. Patrick Yue (S’93–M’99) received the B.S. and M.S. degrees in electrical engineering from Hangzhou Institute of Electronics Engineering, China, in 1988 and 1991, respectively, and is currently pursuing the Ph.D. degree in the Electrical Engineering Department, Stanford University, Stanford, CA.

His research interests are VLSI interconnect modeling, RF circuit interconnect and package modeling, VLSI performance driven physical design including timing driven floor planning, placement, and routing. He held a summer position at Synopsys Inc., Mountain View, CA, in 1999. His research activities at Stanford University include on-chip inductance modeling of VLSI interconnects including power/ground lines; 3-D geometry modeling and parasitics extraction of IC packaging for RF devices; layout-based 3-D solid modeling of IC structures and interconnects including electrical parameter extraction; network reduction for interconnects in VLSI circuits. He published 20 technical papers.

Xiaoning Qi (S’98) received the B.S. and M.S. degrees in electrical engineering (with highest honors) from the University of Texas at Austin in 1992, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1994 and 1998, respectively. His dissertation thesis focused on the integration of spiral inductors for silicon RF IC’s.

He has held summer positions at Texas Instruments, Dallas, TX, and Hewlett Packard Laboratories, Palo Alto, CA, in 1993 and 1994, respectively. From August to November 1998, he was a Research Associate at the Center for Integrated Systems, Stanford, CA, where he conducted research on high-frequency modeling of on-chip passive components and interconnects. In December 1998, he co-founded T-Span Systems Corp., Palo Alto, CA, where he has been involved in RF IC design and device modeling for wireless LAN applications. He has authored or co-authored more than fifteen technical articles and contributed to The VLSI Handbook (Orlando, FL: CRC, 1999). Dr. Yue is a member of Tau Beta Pi.

Torkel Arnborg (S’78–M’79–SM’94) was born on January 9, 1947. He received the M.Sc. and Ph.D. degrees from the Royal Institute of Technology, Stockholm, Sweden, in 1970 and 1982, respectively. From 1970 to 1973, his main activity was teaching analog and digital circuits. His thesis work was on MOS modeling and 2-D analysis of semiconductor devices using finite element methods. He joined the process development laboratory at Ericsson Components, Kista, Sweden in 1983, and was responsible for technology simulation at the process, device, and circuit level and worked with applications in smart power, HVIC, VLSI, and optoelectronics for silicon and III-V materials. From 1990 to 1991, he was a Visiting Researcher at Texas Instruments Incorporated, Dallas, TX, working with models and scaling methods for future BiCMOS technologies. 1993, he joined the Ericsson Microelectronics Research Center. From 1996 to 1997, he was a Visiting Scientist at the Center for Integrated Systems, Stanford University as a Wallenberg stipend receiver. In 1997, he returned to Ericsson in Kista and in 1998 he also started a new Ericsson sponsored part time position as Adjunct Professor in technology simulation at the Royal Institute of Technology (KTH). His present interests include RF modeling and new technology simulation techniques useful for telecommunication applications.
Hyongsok T. Soh (M’93) was born in Seoul, Korea on March 24, 1969. He received the B.S. degrees (with distinction) in mechanical engineering and materials science and engineering, and the M.Eng. degree in electrical engineering, from Cornell University, Ithaca, NY, in 1992 and 1993, respectively, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1995 and 1999, respectively.

Since December 1999, he has been Member of Technical Staff, Physical Sciences Research Division, Bell Laboratories, Lucent Technologies, Murray Hill, NJ. His research interests include microelectromechanical systems (MEMS) devices for optical switching and for high performance on-chip RF components.

Hiroyuki Sakai (M’86) was born in Osaka, Japan. He received the B.S. and the M.S. degrees in electrical engineering from Osaka University, Osaka, Japan, in 1984 and 1986, respectively.

In 1986, he joined the Semiconductor Research Center, Matsushita Electric Industrial Co., Ltd., Osaka, Japan, and was engaged in research and development of high-speed GaAs digital IC’s. From 1991 to 1992, he took an active part in the development of GaAs RF IC’s for very compact cellular phones. In 1993, he started to research and develop the mm-wave devices and its IC’s. In 1995, he was transferred to Electronics Research Laboratory, Matsushita Electronics Corporation, Osaka, and continued his research and development of millimeter-wave devices, particularly a new millimeter-wave IC concept named millimeter-wave flip-chip IC (MFIC). From 1998 to 2000, he visited Stanford University, Stanford, CA, as a visiting scholar, expanded his research subjects to new Si-based RF devices and their integration technologies.

Mr. Sakai is a member of the Institute of Electronics, Information and Communication Engineers of Japan.

Zhiping Yu (SM’85) received the B.S. degree from Tsinghua University, Beijing, China, in 1967 and the M.S. and Ph.D. degrees from Stanford University, Stanford, CA, in 1980, and 1985, respectively.

He is a Senior Research Scientist with the Department of Electrical Engineering, Stanford University, and also holds a Full Professorship at Tsinghua University, China. His research interests focus on IC process, device, and circuit simulation, and in particular, the numerical techniques and modeling of RF and heterostructure devices. He has been involved in efforts to develop a simulation package for optoelectronic devices and 3-D solid modeling for IC’s. Besides the full time university research, he is a consultant to HP Computer System and Technology Lab, HP, developing advanced transport models for sub-0.25μm CMOS technology, including quantum mechanical effects.

Dr. Yu is an Associate Editor of the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

Robert W. Dutton (F’99) received the B.S., M.S., and Ph.D. degrees from the University of California, Berkeley, in 1966, 1967, and 1970, respectively.

He is Professor of Electrical Engineering at Stanford University, Stanford, CA, and Director of Research in the Center for Integrated systems. He has held summer staff positions at Fairchild, Bell Telephone Laboratories, Hewlett-Packard, IBM Research, and Matsushita during 1967, 1973, 1975, 1977, and 1988, respectively. His research interests focus on integrated circuit process, device, and circuit technologies—especially the use of computer-aided design (CAD) and parallel computational methods. He has published more than 200 journal articles and graduated more than four dozen doctorate students.

Dr. Dutton received the 1987 IEEE J. J. Ebers Award, the 1988 Guggenheim Fellowship to study in Japan, and the Jack A. Morton Award, in 1996. He was elected to the National Academy of Engineering in 1991, and was Editor of the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, from 1984 to 1986.