

STANFORD UNIVERSITY  
Department of Electrical Engineering

**EE214B: Advanced Analog Integrated Circuit Design**

<https://canvas.stanford.edu/courses/55785>

**TIME:** Class: MWF 10:30-11:20 AM, Gates B01  
Review Session: Friday, 3:30-4:20 PM, Gates B03

**INSTRUCTOR:** Boris Murmann  
Email: [murmann@stanford.edu](mailto:murmann@stanford.edu)  
Office hours: See course website.

**TAs** Ajay Singhvi, Chen-Hsuan Sun  
Email: [ee214b-tas@mailman.stanford.edu](mailto:ee214b-tas@mailman.stanford.edu)  
Office hours: See course website.

**ADMIN:** Ann Guerra  
Email: [guerra@par.stanford.edu](mailto:guerra@par.stanford.edu)  
Phone: (650) 725-3725  
Office: Allen-207

**GRADING:**

Homework	20% (lowest score will be dropped)
Midterm Exam	30%
Project	20%
Final Exam	30%

**REFERENCE TEXTS:** Tony Chan Carusone, David A. Johns and Kenneth W. Martin, *Analog Integrated Circuit Design*, 2<sup>nd</sup> Edition, Wiley, 2011.

Gray, Hurst, Lewis and Meyer, *Analysis and Design of Analog Integrated Circuits*, 5<sup>th</sup> Edition, Wiley, 2009.

Jespers and Murmann, *Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables*, Cambridge, 2017 (to appear; preview chapters available on Canvas).

**GROUP DISCUSSIONS:** Please use the “Discussions” feature on Canvas for group discussions or to post questions.

**COURSE DESCRIPTION:** Analysis and design of analog integrated circuits in advanced MOS and bipolar technologies. Device operation and compact modeling in support of circuit simulations needed for design. Emphasis on quantitative evaluations of performance using hand calculations and circuit simulations; intuitive approaches to design. Analytical treatment of noise; analysis and design of feedback circuits. Design of archetypal analog blocks such as high-speed gain stages and transimpedance amplifiers.

Prerequisite: EE114/EE214A or equivalent.

**Course Calendar (Tentative)**

<b>Date</b>	<b>Lecture</b>	<b>Assignments</b>
Mon 01/09	1: Introduction	
Wed 01/11	2: MOSFET Modeling	HW1 out
Fri 01/13	3: MOSFET Modeling	
Mon 01/16	<b>NO CLASS (Martin Luther King Day)</b>	
Wed 01/18	4: $g_m/I_D$ -Based Design	HW1 due, HW2 out
Fri 01/20	5: $g_m/I_D$ -Based Design	
Mon 01/23	6: Electronic Noise	
Wed 01/25	7: Electronic Noise	HW2 due, HW3 out
Fri 01/27	8: Electronic Noise	
Mon 01/30	9: Electronic Noise	
Wed 02/01	10: Mismatch	HW3 due, HW4 out
Fri 02/03	11: Fully Differential Amplifiers	
Fri 02/03	12: Single-Stage OTAs (3:30–4:20pm, Gates B03)	
Mon 02/06	No Lecture	
Wed 02/08	No Lecture	HW4 due, HW5 out
Fri 02/10	13: Single-Stage OTAs	
Fri 02/10	14: Single-Stage OTAs (3:30-4:20pm, Gates B03)	
Mon 02/13	15: Single-Stage OTAs	
Mon 02/13	<b>MIDTERM (Room 420-041, 6:30-8:00 PM)</b>	
Wed 02/15	16: Single-Stage OTAs	
Fri 02/17	17: Two-Stage OTA	HW5 due, Project out
Mon 02/20	<b>NO CLASS (Presidents' Day)</b>	
Wed 02/22	18: Two-Stage OTA	
Fri 02/24	19: Bipolar Junction Transistors	
Mon 02/27	20: Bipolar Junction Transistors	Project I due
Wed 03/01	21: Bipolar Junction Transistors	
Fri 03/03	22: Elementary BJT Circuits	
Mon 03/06	23: Elementary BJT Circuits	
Wed 03/08	24: Feedback TIA design	
Fri 03/10	25: Feedback TIA design	Project II due, HW6 out
Mon 03/13	26: Feedback TIA design	
Wed 03/15	27: Distortion analysis	
Wed 03/15	<b>PROJECT PRESENTATIONS (Gates B03, 11:30-12:50)</b>	
Fri 03/17	28: Distortion analysis	HW6 due
Thu 03/23	<b>FINAL EXAM (Gates B01, 8:30-10:00 AM)</b>	

## FAQ

**Q: How should I submit my homework?**

A: We will use electronic submission through Canvas. Do not email your homework to the teaching staff.

**Q: What is the late submission policy?**

A: All assignments are due on the specified date and time, sharp. This is enforced by the electronic submission system.

**Q: Which program will we use for circuit simulation?**

A: The primary simulator for this course is HSpice. You can access this tool via your instructional computer account. Please refer to the "CAD Basics" handout on the course web site for further information.

**Q: Can I use a different circuit simulator?**

A: You may use other Spice variants at your "own risk."

**Q: I am a remote student, how can I access and run HSpice?**

A: You can log into your instructional account via SSH and VNC (see "CAD Basics" handout). You may also refer to: <https://itservices.stanford.edu/service/sharedcomputing/loggingin>

**Q: I am a remote student; how can I access online libraries such as IEEE Xplore?**

A: You can use EZproxy to log into access-restricted sites, for example:  
<http://ezproxy.stanford.edu/login?url=http://ieeexplore.ieee.org>

**Q: I cannot attend your scheduled office hours. Are you available at other times?**

A: Feel free to email the instructor to set up a meeting on an as-needed basis.

I

**Q: I am an SCPD student, and I must get a grade of B or higher, otherwise I have to pay. Can you guarantee that I won't have to pay?**

A: No, of course not. You earn your grade; we don't arbitrarily assign it. To minimize the likelihood of having to pay, stay current on the homework and, especially, allot plenty of time to do a good job on the design project. Many SCPD students find themselves in trouble time-wise, because of customer visits, unexpected tape-out problems, etc., at their place of employment. Our advice is to expect the unexpected, and budget enough extra time for EE214B.

**Q: I need to take the midterm/final exam at other than the scheduled time. May I?**

A: Such arrangements are made on a case-by-case basis, and we cannot guarantee flexibility in this matter. The most common acceptable reason is a demonstrable scheduling conflict with another course (which would imply that you are taking two courses that are scheduled at the same time). As an example, "Being able to catch a cheaper flight for a vacation" is not a suitable reason. Please alert us as soon as possible.