



Silicon Devices at the “End of Scaling” – Opportunities and Challenges

H.-S. Philip Wong
Professor of Electrical Engineering
Stanford University, Stanford, California, U.S.A.
hspwong@stanford.edu

<http://www.stanford.edu/~hspwong>




Elements of an Electronic System

- Logic
 - **execution units, bus, drivers, glue logic**
- Memory
 - **memory hierarchy - cache, data bank, NVRAM, storage**
- Communication
 - **on-chip, chip-to-chip, board-to-board...**
- User Interface
 - **sensors, input devices, output devices**

What is Classical Scaling?

- Scaling is the **synchronous** reduction, year on year, of technology dimensions governing the performance of silicon technology. Scaling;
 - Improves device performance at ever lower power per function.
 - Enables increased chip functionality through added density.
 - Improves business financials through die size reduction.
- Why would the end of classical scaling be a highly disruptive event?
 - Scaling and progress in silicon technology have been synonymous for decades.



SCALING:


Voltage:	V/α
Oxide:	t_{ox}/α
Wire width:	W/α
Gate width:	L/α
Diffusion:	x_d/α
Substrate:	$\alpha * N_A$

RESULTS:

Higher Density:	$\sim \alpha^2$
Higher Speed:	$\sim \alpha$
Power/ckt:	$\sim 1/\alpha^2$
Power Density:	$\sim \text{Constant}$

Source: IBM

Some Things do not Scale Exactly...




SCALING:

Voltage:	V/α
Oxide:	t_{ox}/α
Wire width:	W/α
Gate width:	L/α
Diffusion:	x_d/α
Substrate:	$\alpha * N_A$

RESULTS:

Higher Density:	$\sim \alpha^2$
Higher Speed:	$\sim \alpha$
Power/ckt:	$\sim 1/\alpha^2$
Power Density:	$\sim \text{Constant}$

Source: IBM




- Why deviate from "ideal" scaling
 - unacceptable gate leakage/reliability
 - additional performance at higher voltages
- What is the consequence of this deviation?
 - **a dramatic rise in power density**


Active vs. Passive Power

Power components:

- Active power
- Passive power
 - Gate leakage
 - Sub-threshold leakage (source-drain leakage)




Gate dielectric approaching a fundamental limit (a few atomic layers)



Source: IBM

Power is Limiting Microprocessor Frequencies

Server microprocessors cannot simultaneously utilize all their transistors due to power limitations



- Moore's law is continuing with respect to transistor density, although at a reduced pace
- Workload demands are highly variable
- New methods to utilize silicon density scaling will be developed to accommodate diverse workloads while managing power constraints



Key Challenges

- **Power / performance improvement and optimization**
- **Variability**
- **Integration**
 - Device, circuit, system




Let's start with logic devices



- Innovations:**
- materials
 - device structure

Improvement Opportunities


Gate length scaling



Thin gate dielectric

Doping: sharp halo & junction profiles



Thin silicon body





Improvement Opportunities

- Innovations:**
- materials
 - device structure



Mobility

Contact & series resistance

Single Gate Non-classical CMOS






<i>Device</i>	<i>Transport-enhanced Devices</i>	<i>Ultra-thin Body</i>		<i>Source/Drain Engineered Devices</i>	
	<p>Strained Si, Ge, SiGe buried oxide Silicon Substrate isolation</p>	<p>BOX</p>	<p>FD Si film S D Ground BOX (<20nm) Plane Bulk wafer</p>	<p>Bias silicide nFET pFET Silicon Schottky barrier isolation</p>	<p>S D Non-overlapped region</p>
<i>Concept</i>	Strained Si, Ge, SiGe, SiCGe or still other semiconductor; on bulk or SOI	Fully depleted SOI with body thinner than 10 nm	Ultra-thin channel and localized ultra-thin BOX	Schottky source/drain	Non-overlapped SD extensions on bulk, SOI, or DG devices
<i>Application/Driver</i>	HP CMOS	HP, LOP, and LSTP CMOS	HP, LOP, and LSTP CMOS	HP CMOS	HP, LOP, and LSTP CMOS

Source: ITRS, J. Hutchby



International Technology Roadmap for Semiconductors

Multiple Gate Non-classical CMOS

Device	Multiple Gate FET				
	<i>N-Gate ($N > 2$) FET</i>	<i>Double-gate FET</i>			
					
<i>Concept</i>	Tied gates (number of channels > 2)	Tied gates, side-wall conduction	Tied gates planar conduction	Independently switched gates, planar conduction	Vertical conduction
<i>Application/Driver</i>	HP, LOP, and LSTP CMOS	HP, LOP, and LSTP CMOS	HP, LOP, and LSTP CMOS	LOP and LSTP CMOS	HP, LOP, and LSTP CMOS

Source: ITRS, J. Hutchby




International Technology Roadmap for Semiconductors




Transport Enhanced Devices

- Wafer-scale strained Si
 - **Strained Si on relaxed SiGe buffer on bulk Si**
 - **Strained Si on relaxed SiGe buffer on insulator**
 - **Strained Si directly on insulator**
- Local strain
 - **Dielectric films**
 - **Isolation (STI), device size dependent structures**
 - **SiGe in recessed source/drain**
- Crystal orientation and current flow direction
- Other materials
 - **Bulk Ge**
 - **Ge on insulator**
 - **Strained Ge**

Strained Silicon




Strained Si/SiGe Bulk MOSFET




K. Rim et al., *Symp. VLSI Tech.*, p. 59, 2001.


K. Rim et al., *Symp. VLSI Tech.*, p. 98, 2002.




SGOI (SiGe-on-Insulator) MOSFET



B. Lee et al., *IEDM* 2002




SSDOI MOSFET



K. Rim et al., *IEDM*, 2003.

Strain-Dependence of Mobility

K. Rim et al., *IEDM*, 2003.





- Mobility enhancements consistent with amount of strain even for strained silicon on insulator




Short Channel Strained Silicon FETs

Key challenges:

- maintain performance enhancement at short channels under high field transport
- material defect reduction




K. Rim et al., *Symp. VLSI Tech.*, p. 98, 2002.



K. Rim et al., *IEDM*, 2003.

Uniaxial Strain vs Biaxial Strain


Traditional Approach



Graded SiGe Layer


Biaxial
Tensile Strain

Intel's 90nm Technology



Selective SiGe S-D

Uniaxial
Compressive Strain
for PMOS






Tensile Si₃N₄ Cap

Uniaxial
Tensile Strain
for NMOS



Source: Intel

Uniaxial Strain

S. Thompson et al., *IEEE EDL*, p. 191, 2004.




Strained Si + High-k




Mobility at $E_{\text{eff}} = 1.4 \text{ MV}/\text{cm}$		Substrate	
		CZ Si	Strained Si
Gate Dielec.	SiO ₂	SiO₂/CZ 173	SiO₂/SS 271
	HfO ₂	HfO₂/CZ 134	HfO₂/SS 218

K. Rim et al., *Symp. VLSI Tech.*, p. 12, 2002.




Surface Orientation & Current Flow Direction





(100) surface






(110) surface



Hybrid Orientation Technology (HOT)



pFET Performance Enhancement for HOT









	I_{on}	I_{dlin}
$I_{\text{off}}=100\text{nA}/\mu\text{m}$	+33%	+45%
$I_{\text{off}}=10\text{nA}/\mu\text{m}$	+44%	+58%



M. Yang et al., *IEDM* 2003

H. Shang et al., *IEDM*, p. 441, 2002.
H. Shang et al., *IEEE EDL*, p. 135, 2004.


Germanium FET



High Mobility Ge PMOSFETs with ZrO_2 Gate Dielectric






HR-XTEM



- 1st demo of metal gate and hi- κ on Ge MOSFETs
- EOT upto 0.5 nm demonstrated
- 3 \times mobility vs. Hi-k Si p -MOSFETs
- 400°C maximum temperature process
- Work on VLSI CMOS structures in progress



Chui, Kim, McIntyre, Saraswat, IEDM 2002

Nanoscale Si FET (Gate Length = 6 – 8 nm)




B. Doris et al., *IEDM*, p. 267, 2002.

B. Doris et al., *IEDM*, 2003.



Key Issues for Ultra-Thin Body FETs

- **Raised source/drain**



- **Thin gate dielectric**

- **Uniform, thin (< 10 nm) channel thickness**
- **Minimize surface roughness**


- **External resistance in extremely thin Si**

- **Carrier mobility in thin channels**




From Bulk to Double-Gate FET

- M. leong et al., *MRS Spring Meeting*, 2003.
- M. leong et al., *IEDM*, p. 441, 2001.
- M. leong, H.-S. P. Wong et al., *SISPAD*, p. 147, 2000.
- H.-S. P. Wong, D. Frank, P. Solomon, *IEDM*, p. 407, 1998.






Bulk FET




Ultra-thin body SOI FET

Improves:




- Short-channel control
- Subthreshold slope
- Mobility



Double-Gate FET



Double-Gate FET Fabrication



Horizontal channel:

- Bury back-gate under single crystal channel
 - wafer bonding
 - selective epitaxial Si growth
- Back-gate not easily accessible
- Self-aligned gates required

Vertical channel:


- Lithography and patterning 3-4x more stringent (5-10 nm required)
 - e-beam litho
 - sidewall techniques
- Gates accessible from the side

H.-S. P. Wong, D. Frank, Y. Taur, J. Stork, IEDM, p. 747, 1994.





H.-S. P. Wong, D. Frank, P. Solomon, C. Wann, J. Welser, *IEEE Proceedings*, p. 537, April, 1999.



FinFET Fabrication








J. Kedzierski et al., *IEDM*, p. 437, 2001.






FinFET Double-Gate FET





I. Aller et al., *IEEE SOI Conf.*, paper 3.2, 2003.




J. Kedzierski et al., *IEDM*, p. 437, 2001.

NiSi Gated Double-Gate FinFET

J. Kedzierski et al., *IEDM*, p. 247, 2002.




- Undoped Body
- Epitaxy RSD
- No body doping
- Metal gates




- $W = 2H_{\text{fin}}$
 - nFET $1.3\text{mA}/\mu\text{m}$ (at $V_{\text{dd}} = 1.5\text{V}$)
 - pFET $0.8\text{mA}/\mu\text{m}$ (at $V_{\text{dd}} = 1.5\text{V}$)
- nFET $V_t = 0.1\text{V}$
- pFET $V_t = -0.23\text{V}$
- $S = 70\text{mV}/\text{dec}$

2-Gates, 3-Gates, 4-Gates ...Multi-Gate FETs



- Put gates closer to channel
- Control short-channel effects better








E. Leobandung et al., *J. Vac. Sci. Tech., B* 15(6), p. 2791, 1997.








R. Chau et al., *SSDM*, 2002.

Triple-Gate FET







Multiple Fins





Y. Choi et al., *IEDM*, p. 421, 2001.

Multiple Fins: Triple-gate






R. Chau et al., *SSDM*, 2002.



Multiple Channels

- **Can be vertical and horizontal**





Double-Gate FET – Outstanding Issues

- **Threshold voltage setting**
 - Gate workfunction? Doped silicon channel?
- **Multiple threshold voltage on-chip**
 - Variable gate workfunction? Doped silicon channel?
- **Transport of carriers in thin silicon channels** ← IEDM 2003, SSDM 2003
- **Layout design tools** ← SOI Conf. 2003
 - automatic design migration from conventional CMOS
- **FinFET** ← Spacer lithography
 - fin thickness tolerance
 - device width quantization
- **Planar double-gate**
 - self-aligned integration scheme
- **Yet to be demonstrated** ← IEDM 2003
 - CMOS, SRAM and ring oscillator - optimized parasitic capacitances
 - device density
- **Back-gate FET (4th terminal device) may be key to solving standby power problem - needs circuit level study**

Fully silicided gates with tunable workfunction (IEDM 2003)




Technology Features Should be Additive

▪ New materials and new device structures


- (a) Ultra-thin body FET
- (b) Double- (or Multi-) gate FET
- (c) Strained Si (bulk, on insulator)
- (d) Ge (bulk, on insulator)
- (e) High-k gate dielectrics
- (f) Metal gates
- (g) Crystal orientation

Demonstrated:


(a)+(c), (a)+(d), (a)+(e), (a)+(f)
 (b)+(a) (b)+(f), (b)+(g),
 (c)+(e), (c)+(d)
 (d)+(e), (d)+(f), (d)+(e)+(f)
 (e)+(f)
 (g)



J. Kedzierski et al., *IEDM*, paper 18.4, 2003.



J. Kedzierski et al., *IEDM*, p. 247, 2002.




K. Rim et al., *Symp. VLSI Tech.*, p. 12, 2002.

Time Horizon

2004	2007	2010	2013	2016	2020
37 nm	25 nm	18 nm	13 nm	9 nm	6 nm



Physical Gate








Ultrathin SOI



**High *k* gate dielectric
Strained Si, Ge, SiGe**

**Double-Gate
CMOS**


FinFET




A Possible Path





Double-Gate / FinFET




3D, heterogeneous integration



Embedded memory




Fine-grain FLA / PLA




Nanowire




Nanotube



Molecular devices



Spintronics



Quantum cascade



Time



Research Directions

- **Red Zone topics**
 - Transport enhanced FETs: fundamental physics (Ge, III-V)
 - Novel memory technologies – device and fabrication
- **Between Red Zone and Blue Sky**
 - $S < kT/q$ device
 - Carbon nanotubes, semiconductor nanowires: FET and other device applications
 - Nano, Now!
 - Nanotechnology for manufacturing of devices already known today
 - Device application of templated assembly (e.g. di-block co-polymer)
 - 3D integration, large area electronics, focusing on devices
- **Blue Sky**
 - Nanodevice array logic, functional logic array
 - Re-configurable logic – circuits, devices, fabrication
 - Bio-scaffolding, bio-assembly



Questions? Please contact:

H.-S. Philip Wong
Professor of Electrical Engineering
Stanford University, Stanford, California, U.S.A.
hspwong@stanford.edu

<http://www.stanford.edu/~hspwong>