

Depletion and Enhancement Mode β -Ga₂O₃ MOSFETs with ALD SiO₂ gate and near 400 V Breakdown Voltage

Ke Zeng¹, K. Sasaki², A. Kuramata², T. Masui², and Uttam Singiseti¹

¹Electrical Engineering Department, University at Buffalo (SUNY), Buffalo, NY, 14226, USA

²Novel Crystal Technology, Inc., Sayama, Saitama 350-1328, Japan

Motivation

Ga₂O₃ has

- Higher Baliga's Figure of Merit (BFoM) than SiC and GaN [1].
- A mature growth technology for large area substrates [1] (Figure 1).
- Immune to various chemical etching (Figure 2).




Fig. 1. Theoretical performance dependence of R_{on} on breakdown voltage (left) and photograph of a 4-inch Ga₂O₃ wafer. [1]




Fig. 2. AFM image of HCl, HF treated and no treatment Ga₂O₃ sample surface.

SiO₂/Ga₂O₃ interface has (Figure 3)

- Much bigger conduction band offset than that of Al₂O₃/Ga₂O₃ [2].
- Relatively low interface states density ($\sim 6 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$) [3].




Fig. 3. Conduction band offset (left) and interface state density (right) at SiO₂/Ga₂O₃ interface.

Fabrication Process Flow




Fig. 4. Cross-section schematic of depletion and enhancement mode Ga₂O₃ MOSFET.

Device Structure:

- 200 nm Ga₂O₃ epitaxial layer on SI substrate.
- EPI layer grown by ozone MBE.
- Targeted Doping = $5 \times 10^{17} \text{ cm}^{-3}$
- 20nm SiO₂ by ALD.

Ohmic Contact:

- 20nm-Ti/ 70nm- Au.
- BCl₃/Ar RIE treatment- 1 min.
- RTA: 470 °C 1min + 900 °C 1min




Fig. 5. SEM image of fabricated MOSFET (top) and MOSCAP (bottom).

MOSCAP IV and CV Measurement




Fig. 6. Gate Leakage current and Capacitance-Voltage characteristic of MOS structure.

- Low leakage current and fast depletion indicates lower than expected N_d (doping density) $\sim 6.34 \times 10^{15} \text{ cm}^{-3}$.

Depletion Mode MOSFET




Fig. 7. Depletion mode MOSFET IV characteristic and transfer characteristic.

- Ti/Au gate metal stack.
- $V_{TH, Depletion} = -3\text{V}$.
- $I_{ON} = 48.7 \mu\text{A}$ @ $V_{gs} = 12\text{V}$ and $V_{ds} = 30\text{V}$

Enhancement Mode MOSFET




Fig. 8. Enhancement mode MOSFET IV characteristic and transfer characteristic.

- Pt/Au gate metal stack.
- $V_{TH, Enhancement} = 3\text{V}$.
- $I_{ON} = 45 \mu\text{A}$ @ $V_{gs} = 8\text{V}$ and $V_{ds} = 30\text{V}$

Conclusion and Future Work

- ✓ First demonstration of Enhancement-mode device with large ON/OFF ratio and breakdown voltage $V_{br} = 400\text{V}$.
- ✓ Low I_{ON} due to large parasitic R_{SD} (source/drain contact resistance) and lower than expected N_d (doping density).
- ✓ E_{br} (breakdown field) = 0.4 MV/cm, far from the theoretical limit of ionization breakdown.
- ✓ Possible cause of degradation: hot electron effects in SiO₂.
- Contact doping to reduce parasitic source/drain resistance.
- Advanced gate stack structures for better channel control.
- Field plate for electric field engineering.
- Breakdown mechanism study.

References

- [1] M. Higashiwaki et al, *Semicond. Sci. Technol.*, vol. 31, no. 3, p. 034001, (2016).
- [2] Y. Jia et al, *Appl. Phys. Lett.*, vol. 106, no. 10, p. 102107, (2015).
- [3] K. Zeng et al, *IEEE Electron Device Lett.*, vol. PP, no. 99, pp. 1, (2016).

❖ This work is supported by SUNY MAM program.