

W3.4 (Invited)
3:10pm - 3:40pm

Application Specific OEICs Fabricated using GaAs IC Foundry Services


Clifton G. Fonstad, Jr. and Krishna V. Shenoy¹

National Center for Integrated Photonics Technology
Department of Electrical Engineering and Computer Science
Massachusetts Institute of Technology
Cambridge, MA 02139

A novel epitaxy-on-electronics process for fabricating optoelectronic integrated circuits (OEICs) with high performance optoelectronic devices monolithically integrated with VLSI density and complexity GaAs electronic circuitry has been proposed, demonstrated, and continues to be developed by a research team¹ at MIT associated with the ARPA-funded National Center for Integrated Photonics Technology (NCIPT)² and working in collaboration with other researchers at Caltech³, GTE Labs Inc.⁴, MIT Lincoln Laboratory⁵, Motorola, Inc.⁶, and Vitesse Semiconductor Corp.⁷. Building on the existing commercial gallium arsenide integrated circuit technology base, this epi-on-electronics approach does not require the development of a VLSI electronics technology, unlike the more common epitaxy-first approach. It thus promises to provide a direct, immediate route to the realization of large-scale application-specific OEICs for a variety of applications.

Recent work by researchers at MIT has shown that gallium arsenide MESFETs fabricated using commercial VLSI processes incorporating refractory metal ohmic contacts and gates, and standard (Si IC-like) back-end multi-level dielectric and interconnect technology, are not adversely effected by several hours at elevated temperatures⁸. This means that these devices will survive the molecular beam epitaxy growth sequence for many III-V optoelectronic device heterostructures. In fact, these MESFETs still function after being annealed at as high as 700°C, but as Figure 1 illustrates, the room temperature characteristics change for anneals above 500°C. Thus if established design rules and simulation tools are to be used, the bulk of the epitaxial growth run must be conducted at 500°C or less.

Figure 1: The room temperature transconductance of GaAs enhancement-mode MESFETs after 3 hour anneals at the temperatures indicated. This data was measured on standard test bars included on fully processed VLSI wafers fabricated by Vitesse and Motorola.



Most epitaxy on GaAs, particularly of AlGaAs heterostructures, is done in excess of 600°C and restricting the growth temperature to under 500°C is indeed an issue, particularly for laser diodes, the most demanding of all optoelectronic devices. Fortunately, lowered-temperature growth

¹Supported by National Science Foundation and Fannie and John Hertz Foundation Graduate Fellowships.

²In addition to the authors, graduate students Eric Braun, Joseph Ahadian, Yakov Royter, and Peter Nyukens, and Professor Leslie Kolodziejski. ³Host institution: University of Southern California, Los Angeles, CA. ⁴Professor Demetri Psaltis and Dr. Annette Grot, Pasadena, CA. ⁵Dr. Boris Elman, Waltham, MA. ⁶Dr. William Goodhue, Lexington, MA (now at University of Massachusetts, Lowell, MA.). ⁷Drs. Gregory Hansell and Bruce Bernhardt, Tempe, AZ, and Drs. Austin Harton and Karl Wyatt, Schaumburg, IL. ⁸James Mikkelsen, Camrillo, CA.

⁸K.V. Shenoy, C.G. Fonstad Jr., and J. Mikkelsen, *IEEE Electron Dev. Lett.* 15 (1994) 106-108.


is a topic that has coincidentally received considerable attention recently and there have been several reports of high performance AlGaAs laser diodes grown by molecular beam epitaxy at under 500°C⁹. Even more exciting have been developments using InGaP wide-bandgap layers to replace AlGaAs in GaAs-based optoelectronic devices; thresholds as low as 72 A/cm² have been reported for InGaP/InGaAs/GaAs laser diodes grown for the most part at 500°C¹⁰.

Based on the above results, Shenoy et al. at MIT¹¹⁻¹² have developed processes to do MBE regrowth in windows opened through the dielectric layers on processed VLSI circuits, to remove the polycrystalline deposits on the dielectric and planarize the wafer surface, and to process the epitaxial heterostructures into diode lasers and light emitting diodes monolithically integrated with, and electrically connected to, the commercially processed electronics. Figure 2 illustrates this process by showing cross-sectional views of an in-plane surface-emitting laser (IPSEL)¹³ at several stages in the process sequence.

The regrowth and post-epitaxy processing techniques developed at MIT have been used in collaboration with Grot et al. at Caltech to integrate light emitting diodes with a variety of neural network circuits obtained through the Mosis service¹⁴⁻¹⁵. These circuits have incorporated back-side contact to the LEDs through the source-drain contact implant and monolithic electrical integration using metal lines running over the dielectric-heterostructure boundary, and demonstrate the feasibility of the MIT epi-on-electronics process. Another set of chips, also obtained through Mosis and containing optoelectronic transceivers, is being used in the development of epi-on-electronics processes for IPSELS.

Other work in progress includes research on compact fiber-coupled (as well as surface-normal) components in this technology, on low-temperature solid-source MBE growth of AlGaAs/InGaAs/GaAs and gas-source MBE growth of InGaP/InGaAsP/GaAs laser diode and guided-wave optical device heterostructures, and on the design of additional application-specific OEICs using the epi-on-electronics process.

Figure 2: Cross-section views of an epi-on-electronics OEIC IPSEL at several points in the process: Left - As received from the GaAs IC manufacturer with all electronics processing complete and with windows for epitaxy open; Middle - After MBE regrowth with epitaxial heterostructure on the exposed substrate and polycrystalline deposit on the dielectric layers; Right - Completed IPSEL with electronics viewed from the side (top) and end-on (bottom).



⁹S. Miyazawa and Y. Sekiguchi, *Japanese Journal of Applied Physics*, 30(5B):L921-923, 1991.

¹⁰G. Zhang, N. Näppi, K. Vääntinen, H. Asonen, and M. Pessa, *Appl. Phys. Lett.*, 61 (1), 6 July 1992

¹¹K.V. Shenoy, C.G. Fonstad, Jr., B. Elman, F.D. Crawford, and J. Mikkelsen, *IEEE/LEOS Annual Meeting*, Boston, MA, 16-19 Nov. 1992, Conf. Proc., pp. 594-595.

¹²K.V. Shenoy, P.R. Nuytkens, C.G. Fonstad, Jr., G.D. Johnson, W.D. Goodhue, and J.P. Donnelly, *IEEE/LEOS Annual Meeting*, Conf. Proc., San Jose, CA, Nov. 1993.

¹³J.P. Donnelly, W.D. Goodhue, R.J. Bailey, and G.A. Lincoln, *Appl. Phys. Lett.*, Vol. 61, No. 13, 28 Sept. 1992.

¹⁴A.C. Grot, K.V. Shenoy, C.G. Fonstad, Jr., and D. Psaltis, *OSA/IEEE/CLEO Annual Meeting*, Conf. Proc. (CThP5), Anaheim, CA, 8-13 May 1994.

¹⁵A.C. Grot, K.V. Shenoy, C.G. Fonstad, Jr., and D. Psaltis, *Photonics Technology Letters*, summer 1994.