Publications
Filters: First Letter Of Keyword is M [Clear All Filters]
"Flexible Architectural Support for Fine-Grain Scheduling",
Proceedings of the 15th international conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XV), 03/2010.
Download: paper (433.69 KB); slides (354.52 KB)
"The ZCache: Decoupling Ways and Associativity",
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'43), Atlanta, GE, 12/2010.
Download: paper (276.4 KB); slides (752.04 KB)
"Phoenix++: Modular MapReduce for Shared-memory Systems",
Proceedings of the Second International Workshop on MapReduce and Its Applications, New York, NY, USA, ACM, pp. 9–16, 2011.
Download: paper (756.45 KB)
"Accurate Modeling and Generation of Storage I/O for Datacenter Workloads",
Exascale Evaluation and Research Techniques Workshop (EXERT), in conjunction with ASPLOS, Newport Beach, CA, 03/2011.
Download: paper (715.38 KB); slides (2.09 MB)
"Storage I/O Generation and Replay for Datacenter Applications",
IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Austin, TX, 04/2011.
Download: paper (260.56 KB)
"Vantage: Scalable and Efficient Fine-Grain Cache Partitioning",
International Symposium on Computer Architecture (ISCA), San Jose, CA, 06/2011.
Download: paper (753.6 KB); slides (1.74 MB)
"Dynamic Fine-Grain Scheduling of Pipeline Parallelism",
Proceedings of the 20th Intl. Conference on Parallel Architecture and Compilation Techniques (PACT), Galveston Island, TX, 10/2011.
Download: PDF (336.92 KB)
"Decoupling Datacenter Studies from Access to Large-Scale Applications: A Modeling Approach for Storage Workloads",
IEEE International Symposium on Workload Characterization (IISWC), Austin, TX, 11/2011.
Download: paper (3.25 MB); slides (2.07 MB)
"ECHO: Recreating Network Traffic Maps for Datacenters of Tens of Thousands of Servers",
IEEE International Symposium on Workload Characterization (IISWC), San Diego, CA, 11/2012.
Download: paper (8.76 MB); slides (4.22 MB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
Download: 2016.ix_.tocs_.pdf (1.18 MB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
"Memory Hierarchy for Web Search",
HPCA '18: The 24th International Symposium on High-Performance Computer Architecture, Vienna, Austria, 02/2018.
Abstract