Publications
Filters: First Letter Of Last Name is W [Clear All Filters]
"ATLAS: a chip-multiprocessor with transactional memory support",
Proceedings of the conference on Design, automation and test in Europe, San Jose, CA, USA, EDA Consortium, pp. 3–8, 2007.
Download: atlas_date_07.pdf (736.86 KB)
"Transactional Memory Coherence and Consistency",
Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA), Munich, Germany, pp. 102–, 6/2004.
"Understanding Sources of Inefficiency in General-purpose Chips",
Proceedings of the 37th Annual International Symposium on Computer Architecture, New York, NY, USA, ACM, pp. 37–47, 2010.
Download: paper (455.9 KB)
"Understanding Sources of Ineffciency in General-purpose Chips",
Commun. ACM, vol. 54, no. 10, New York, NY, USA, ACM, pp. 85–93, 2011.
Download: paper (2.83 MB)