Publications
Filters: First Letter Of Last Name is P [Clear All Filters]
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
Download: 2016.ix_.tocs_.pdf (1.18 MB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
Download: 2016.ix_.tocs_.pdf (1.18 MB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
"Plasticine: A Reconfigurable Architecture For Parallel Patterns",
ISCA '17: 44th International Symposium on Computer Architecture, Toronto, Canada, 06/2017.
Abstract
Download: paper (1.53 MB)
"Plasticine: A Reconfigurable Architecture For Parallel Patterns",
ISCA '17: 44th International Symposium on Computer Architecture, Toronto, Canada, 06/2017.
Abstract
Download: paper (1.53 MB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
Download: 2016.ix_.tocs_.pdf (1.18 MB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
Download: 2016.ix_.tocs_.pdf (1.18 MB)
"Plasticine: A Reconfigurable Architecture For Parallel Patterns",
ISCA '17: 44th International Symposium on Computer Architecture, Toronto, Canada, 06/2017.
Abstract
Download: paper (1.53 MB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
Download: 2016.ix_.tocs_.pdf (1.18 MB)
"Implementing and evaluating nested parallel transactions in software transactional memory.",
SPAA: ACM, pp. 253-262, 2010.
Download: paper (449.46 KB)
"Implementing and Evaluating a Model Checker for Transactional Memory Systems.",
ICECCS: IEEE Computer Society, pp. 117-126, 2010.
Download: paper (286.35 KB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
Download: 2016.ix_.tocs_.pdf (1.18 MB)
"Plasticine: A Reconfigurable Architecture For Parallel Patterns",
ISCA '17: 44th International Symposium on Computer Architecture, Toronto, Canada, 06/2017.
Abstract
Download: paper (1.53 MB)