Publications
Filters: First Letter Of Last Name is B [Clear All Filters]
"Making nested parallel transactions practical using lightweight hardware support.",
ICS: ACM, pp. 61-71, 2010.
Download: paper (985.03 KB)
"Implementing and Evaluating a Model Checker for Transactional Memory Systems.",
ICECCS: IEEE Computer Society, pp. 117-126, 2010.
Download: paper (286.35 KB)
"Enhanced Concurrency Control with Transactional NACKs,",
8th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT), Houston, TX, 03/2013, 2012.
Download: paper (203 KB)
"Implementing and evaluating nested parallel transactions in software transactional memory.",
SPAA: ACM, pp. 253-262, 2010.
Download: paper (449.46 KB)
"IX: A Protected Dataplane Operating System for High Throughput and Low Latency",
Proceedings of the 11th USENIX Conference on Operating Systems Design and Implementation, Broomfield, CO, USA, USENIX Association, pp. 49–65, 2014.
Download: paper (309.07 KB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.
Download: 2016.ix_.tocs_.pdf (1.18 MB)
"Dune: Safe User-level Access to Privileged CPU Features",
Proceedings of the 10th USENIX Conference on Operating Systems Design and Implementation, Berkeley, CA, USA, USENIX Association, pp. 335–348, 2012.
Download: paper (251.6 KB)
"The IX Operating System: Combining Low Latency, High Throughput, and Efficiency in a Protected Dataplane",
ACM Trans. Comput. Syst., vol. 34, no. 4, New York, NY, USA, ACM, pp. 11:1–11:39, 2016.